The Datasheet Archive

Top Results (6)

Part Manufacturer Description Datasheet Download Buy Part
LTC2452CDDB#TRPBF Linear Technology LTC2452 - Ultra-Tiny, Differential, 16-Bit ΔΣ ADC with SPI Interface; Package: DFN; Pins: 8; Temperature Range: 0°C to 70°C
LTC2452CDDB#PBF Linear Technology LTC2452 - Ultra-Tiny, Differential, 16-Bit ΔΣ ADC with SPI Interface; Package: DFN; Pins: 8; Temperature Range: 0°C to 70°C
LTC2452CDDB#TRMPBF Linear Technology LTC2452 - Ultra-Tiny, Differential, 16-Bit ΔΣ ADC with SPI Interface; Package: DFN; Pins: 8; Temperature Range: 0°C to 70°C
LTC2452IDDB#TRPBF Linear Technology LTC2452 - Ultra-Tiny, Differential, 16-Bit ΔΣ ADC with SPI Interface; Package: DFN; Pins: 8; Temperature Range: -40°C to 85°C
LTC1960CG#TR Linear Technology LTC1960 - Dual Battery Charger/ Selector with SPI Interface; Package: SSOP; Pins: 36; Temperature Range: 0°C to 70°C
LTC2452IDDB#TRMPBF Linear Technology LTC2452 - Ultra-Tiny, Differential, 16-Bit ΔΣ ADC with SPI Interface; Package: DFN; Pins: 8; Temperature Range: -40°C to 85°C

DDR2 SDRAM with SSTL_18 interface Datasheets Context Search

Catalog Datasheet MFG & Type PDF Document Tags
2009 - AN328

Abstract: AP1910 MT47H64M16BT-37E MT47H32M16CC-3 AL1510 EP2SGX90FF1508C3 MT47H64M8CB-3 AL15-10 MT47H64M16 MT47H64M16BT-37E eye
Text: design examples interface with five DDR2 SDRAM components (amounting to a 72-bit interface ) available in , with DDR2 SDRAM modules and discrete devices. (4) DDR2 SDRAM memory interface support in Arria GX , -bit interface uses AN 328: Interfacing DDR2 SDRAM with Stratix II, Stratix II GX, and Arria GX Devices , AN 328: Interfacing DDR2 SDRAM with Stratix II, Stratix II GX, and Arria GX Devices © October , for implementing a DDR2 SDRAM memory interface on a Stratix II, Stratix II GX, or Arria GX FPGA


Original
PDF AN-328-6 AN328 AP1910 MT47H64M16BT-37E MT47H32M16CC-3 AL1510 EP2SGX90FF1508C3 MT47H64M8CB-3 AL15-10 MT47H64M16 MT47H64M16BT-37E eye
2006 - MT36HVS25672PY-667D1

Abstract: BC 667
Text: during WRITEs. DQS is edgealigned with data for READs and center-aligned with data for WRITEs. DDR2 SDRAM , voltage interface levels SDRAM cycle time, tCK (CL = MAX value, see byte 18 ) SDRAM access from clock, tAC , 2GB, 4GB (x72, ECC, DR) 240-Pin DDR2 SDRAM VLP RDIMM Features DDR2 SDRAM VLP RDIMM MT36HVS25672 , notice. 2GB, 4GB (x72, ECC, DR) 240-Pin DDR2 SDRAM VLP RDIMM Features Table 2: Parameter Refresh , : MT47H256M4THK,1 1Gb TwinDieTM DDR2 SDRAM Module Density 2GB 2GB Module Bandwidth 5.3 GB/s 4.3 GB/s Memory Clock


Original
PDF 240-Pin MT36HVS25672 MT36HVS51272 240-pin, PC2-4200, PC2-5300, PC2-6400 18-compatible) la8-3900 09005aef826947c6/Source: MT36HVS25672PY-667D1 BC 667
2007 - Not Available

Abstract: No abstract text available
Text: is edgealigned with data for READs and center-aligned with data for WRITEs. DDR2 SDRAM modules , interface levels SDRAM cycle time, tCK (CL = MAX value, see byte 18 ) SDRAM access from clock, tAC (CL = MAX , supported Module thickness ( with /without heat spreader) DDR2 DIMM type SDRAM module attributes SDRAM device , 8GB (x72, ECC, QR) 240-Pin DDR2 SDRAM RDIMM Features DDR2 SDRAM RDIMM MT72HT(Z)S1G72P ­ 8GB , herein are subject to change by Micron without notice. 8GB (x72, ECC, QR) 240-Pin DDR2 SDRAM RDIMM


Original
PDF 240-Pin MT72HT S1G72P 240-pin, PC2-3200, PC2-4200, PC2-5300 18-compatible) 09005aef82d283a8/Source: 09005aef82d28271
2007 - ddr2 module ecc

Abstract: No abstract text available
Text: , along with data, for use in data capture at the receiver. DQS is a strobe transmitted by the DDR2 SDRAM , and center-aligned with data for WRITEs. DDR2 SDRAM modules operate from a differential clock (CK and , Modules Base device: MT47H128M4,1 2Gb DDR2 SDRAM Module Density 1GB 1GB Configuration 128 Meg x 72 128 , : Part Numbers and Timing Parameters ­ 2GB Modules Base device: MT47H256M4,1 1Gb DDR2 SDRAM Module , On-die termination: ODT (registered HIGH) enables termination resistance internal to the DDR2 SDRAM . When


Original
PDF 240-Pin MT18HVF12872 MT18HVF25672 240-pin, PC2-3200, PC2-4200, PC2-5300 18-compatible) 09005aef827840fc/Source: 09005aef826fd98c ddr2 module ecc
DDR2 SSTL class

Abstract: SSTL_18 DDR2 SDRAM with SSTL_18 interface DDR1-400 SSTL-18 PCK2059 TVSOP-48 SSTV16857 RDIMM hp SSTU32866
Text: registered buffer with parity for DDR2 RDIMM applications SSTU32866 1.8 -V 25-bit 1:1 or 14-bit 1:2 , SSTUH32864 1.8 -V 25-bit 1:1 or 14-bit 1:2 configurable registered buffer with high output drive for DDR2 , PCKU878 1.8 -V 1:10 differential zero-delay PLL clock buffer with fast lock time for DDR2 400-533 RDIMM , SSTUA32S865 1.8 -V 28-bit 1:2 registered buffer with parity for DDR2 667 RDIMM applications SSTUA32866 1.8 -V 25-bit 1:1 or 14-bit 1:2 configurable registered buffer with parity for DDR2 667 RDIMM


Original
PDF PC100 PC133 PCK2509 PCK2510 DDR200 DDR266 DDR333 DDR400 PCKVF857 DDR2-400 DDR2 SSTL class SSTL_18 DDR2 SDRAM with SSTL_18 interface DDR1-400 SSTL-18 PCK2059 TVSOP-48 SSTV16857 RDIMM hp SSTU32866
2007 - DDR2-533

Abstract: DDR2-667 MT72HVQ1G72PY-667 PC2-5300 U21R0 MT47H1G4 SSTL-18 U21R1 MT72HVQ1G72
Text: 8GB (x72, ECC, QR) 240-Pin DDR2 SDRAM VLP RDIMM Features DDR2 SDRAM VLP RDIMM MT72HVQ1G72P ­ , . 8GB (x72, ECC, QR) 240-Pin DDR2 SDRAM VLP RDIMM Features Table 2: Addressing Parameter 8GB , : MT47H1G4THT,1 4Gb QuadDie DDR2 SDRAM Part Number2 Module Density Configuration Module Bandwidth , , ECC, QR) 240-Pin DDR2 SDRAM VLP RDIMM Pin Assignments and Descriptions Pin Assignments and , reserved. 8GB (x72, ECC, QR) 240-Pin DDR2 SDRAM VLP RDIMM Pin Assignments and Descriptions Table 5


Original
PDF 240-Pin MT72HVQ1G72P 240-pin, PC2-4200 PC2-5300 18-compatible) 09005aef82c2573c/Source: 09005aef82c25715 HVQ72C1Gx72 DDR2-533 DDR2-667 MT72HVQ1G72PY-667 PC2-5300 U21R0 MT47H1G4 SSTL-18 U21R1 MT72HVQ1G72
2005 - ky 202

Abstract: DDR2-533 DDR2-667 DDR2-800 PC2-3200 PC2-5300 PC2-6400
Text: with data for READs and center-aligned with data for WRITEs. DDR2 SDRAM modules operate from a , 512MB, 1GB: (x72, ECC, SR) 244-Pin DDR2 VLP Mini-RDIMM Features DDR2 SDRAM VLP Mini-RDIMM , DDR2 SDRAM Module Density Part Number2 MT9HVF6472(P)KY-80E_ MT9HVF6472(P)KY-800_ MT9HVF6472(P , ,1 1Gb DDR2 SDRAM Module Density Part Number2 MT9HVF12872(P)KY-80E_ MT9HVF12872(P)KY , termination resistance internal to the DDR2 SDRAM . When enabled, ODT is only applied to each of the following


Original
PDF 512MB, 244-Pin MT9HVF6472 512MB MT9HVF12872 244-pin, PC2-3200, PC2-4200, PC2-5300, PC2-6400 ky 202 DDR2-533 DDR2-667 DDR2-800 PC2-3200 PC2-5300 PC2-6400
2002 - ELPIDA DDR3

Abstract: Elpida GDDR5 GDDR5 elpida tsop ddr2 ram ELPIDA mobile DDR ELPIDA ddr2 RAM DDR3 DIMM elpida XDR Mobile ddr2 8gb mobile memory
Text: Family J: DDR3 E: DDR2 D: DDR SDRAM , DDR Mobile RAM Power Supply, Interface Organization Density / Bank S: SDRAM , (SDR) Mobile RAM W: GDDR5 X: XDR B: DDR2 Mobile RAM R: RDRAM ©Elpida Memory, Inc , information) Module Outline J: DDR3 Module Die Rev. (Mono) Power Supply, Interface E: DDR2 Module Mono Organization Product Family D: DDR SDRAM Module S: SDRAM Module R: RIMM ©Elpida Memory , : x8 16: x16 Package SE: FBGA BG: FBGA Power Supply, Interface B, D: 1.5V, SSTL_15 ©Elpida


Original
PDF ECT-TS-1993 16-bank 512Mb x16bit x32bit ELPIDA DDR3 Elpida GDDR5 GDDR5 elpida tsop ddr2 ram ELPIDA mobile DDR ELPIDA ddr2 RAM DDR3 DIMM elpida XDR Mobile ddr2 8gb mobile memory
2005 - MT47H32M16

Abstract: DDR2-400 DDR2-533 DDR2-667 PC2-5300 PC-3200 MT47H32M161
Text: internal to the (SSTL_ 18 ) DDR2 SDRAM . When enabled, ODT is only applied to each of the following pins: DQ , , along with data, for use in data capture at the receiver. DQS is a strobe transmitted by the DDR2 SDRAM , and center-aligned with data for WRITEs. DDR2 SDRAM modules operate from a differential clock (CK and , 256MB: (x72, SR) 244-Pin DDR2 Mini-RDIMM Features DDR2 SDRAM Mini-RDIMM MT5HTF3272(P)K ­ 256MB , Timing Parameters ­ 256MB Base device: MT47H32M161, 512Mb DDR2 SDRAM Module Density Part Number2


Original
PDF 256MB: 244-Pin MT5HTF3272 256MB 244-pin, PC-3200, PC2-4200, PC2-5300 18-compatible) MT47H32M16 DDR2-400 DDR2-533 DDR2-667 PC2-5300 PC-3200 MT47H32M161
k4B2G1646

Abstract: K4S561632N K4B2G1646C k4t1g164qf K4T51163QI K4H641638Q K4B2G16 K4B2G1646C-HQH9 K4T1G084QF k4s281632O
Text: : SDRAM : DDR SDRAM : DDR2 SDRAM : DDR3 SDRAM : GDDR : GDDR3 : SSTL_2 (2.5V, 2.5V) Q : SSTL_ 18 , Lead-free & Halogen-free package with Lead-free package code(-U) 2.2 DDR SDRAM Density Bank Part , Apr. 2010 Product Guide Consumer Memory 2.3 DDR2 SDRAM Density Banks Part Number , with Lead-free package code(-U) 2.7 GDDR3 SDRAM Density Banks Part Number 1Gb E-die , 84ball FBGA Now SSTL_ 18 8K/64m 1.8V ± 0.1V Interface Refresh Power (V) 60ball


Original
PDF
2006 - PLL 567

Abstract: MT47H512M8
Text: center-aligned with data for WRITEs. DDR2 SDRAM modules operate from a differential clock (CK and CK#); the , Module voltage interface levels SDRAM cycle time, tCK (CL = MAX value, see byte 18 ) SDRAM access from , 2GB, 4GB (x72, DR) 244-Pin DDR2 Mini-RDIMM Features DDR2 SDRAM Mini-RDIMM MT18HTS25672(P)K ­ , Parameters ­ 2GB Modules Base Device: MT47H256M8THN,1 2Gb TwinDie DDR2 SDRAM Module Density 2GB 2GB Module , : MT47H512M8THM,1 4Gb TwinDie DDR2 SDRAM Module Density 4GB 4GB Module Bandwidth 5.3 GB/s 4.3 GB/s Memory Clock


Original
PDF 244-Pin MT18HTS25672 MT18HTS51272 244-pin, PC2-3200, PC2-4200, PC2-5300 18-compatible) a-3900 09005aef82218d23/Source: PLL 567 MT47H512M8
2007 - U15B

Abstract: DDR2-400 DDR2-533 DDR2-667 MO-237 PC2-3200 PC2-5300 U29B MT47H1GM4THM
Text: , along with data, for use in data capture at the receiver. DQS is a strobe transmitted by the DDR2 SDRAM , and center-aligned with data for WRITEs. DDR2 SDRAM modules operate from a differential clock (CK and , Reserved Module voltage interface levels SDRAM cycle time, tCK (CL = MAX value, see byte 18 ) 10 , 16GB (x72, ECC, QR) 240-Pin DDR2 SDRAM RDIMM Features DDR2 SDRAM RDIMM MT72HTS2G72(P) ­ 16GB , Micron without notice. 16GB (x72, ECC, QR) 240-Pin DDR2 SDRAM RDIMM Features Table 2: Addressing


Original
PDF 240-Pin MT72HTS2G72 240-pin, PC2-3200, PC2-4200, PC2-5300 18-compatible) 09005aef82ab5d55/Source: 09005aef82ab5782 HTS72C2Gx72 U15B DDR2-400 DDR2-533 DDR2-667 MO-237 PC2-3200 PC2-5300 U29B MT47H1GM4THM
2007 - DDR2 SDRAM Meg x 4 x 9 banks

Abstract: MT18HVS51272 MT47H512M8 diode marking code 4n lm 35 dm 91 DDR2 SDRAM Meg x 5 x 8 banks DDR2-667 DDR2-800 PC2-5300 PC2-6400
Text: , along with data, for use in data capture at the receiver. DQS is a strobe transmitted by the DDR2 SDRAM , and center-aligned with data for WRITEs. DDR2 SDRAM modules operate from a differential clock (CK and , voltage interface levels SDRAM cycle time, tCK (CL = MAX value, see byte 18 ) 10 SDRAM access from , 2GB, 4GB (x72, DR) 244-Pin DDR2 VLP Mini-RDIMM Features DDR2 SDRAM VLP Mini-RDIMM MT18HVS25672 , and Timing Parameters ­ 2GB Modules Base device: MT47H256M8THN,1 2Gb TwinDie DDR2 SDRAM Module


Original
PDF 244-Pin MT18HVS25672 MT18HVS51272 244-pin, PC2-4200, PC2-5300, PC2-6400 18-compatible) 09005aef8281e0a3/Source: 09005aef8281d7ea DDR2 SDRAM Meg x 4 x 9 banks MT47H512M8 diode marking code 4n lm 35 dm 91 DDR2 SDRAM Meg x 5 x 8 banks DDR2-667 DDR2-800 PC2-5300 PC2-6400
2003 - DDR2-400

Abstract: DDR2-533 DDR2-667 PC2-3200 PC2-5300
Text: is edgealigned with data for READs and center-aligned with data for WRITEs. DDR2 SDRAM modules , 1GB (x72, ECC, SR) 240-Pin DDR2 SDRAM VLP RDIMM Features DDR2 VLP Registered DIMM (RDIMM , notice. ©2003 Micron Technology, Inc. All rights reserved. 1GB (x72, ECC, SR) 240-Pin DDR2 SDRAM VLP , Parameters 1GB Modules Base Device: MT47H128M41, 512Mb DDR2 SDRAM Module Density Part Number2 , , ECC, SR) 240-Pin DDR2 SDRAM VLP RDIMM Pin Assignments and Descriptions Pin Assignments and


Original
PDF 240-Pin MT18HVF12872 240-pin, PC2-3200, PC2-4200, PC2-5300 18-compatible) 09005aef82255aba/Source: 09005aef81c753af HVF18C128x72 DDR2-400 DDR2-533 DDR2-667 PC2-3200 PC2-5300
2008 - MT16HTF25664H

Abstract: Z 667 ddr2 micron
Text: ) activates and CKE (registered LOW) deactivates clocking (SSTL_ 18 ) circuitry on the DDR2 SDRAM . Input Input , termination: ODT (registered HIGH) enables termination resistance internal to the (SSTL_ 18 ) DDR2 SDRAM . When , with data for READs and center-aligned with data for WRITEs. DDR2 SDRAM modules operate from a , 1GB, 2GB (x64, DR) 200-Pin Halogen-Free DDR2 SDRAM SODIMM Features DDR2 SDRAM SODIMM , (x64, DR) 200-Pin Halogen-Free DDR2 SDRAM SODIMM Features Table 2: Parameter Refresh count Row


Original
PDF 200-Pin MT16HTF12864H MT16HTF25664H 200-pin, PC2-3200, PC2-4200, PC2-5300, PC2-6400 18-compatible) 09005aef8339ef97/Source: MT16HTF25664H Z 667 ddr2 micron
2004 - XAPP758c

Abstract: ISERDES spartan 6 ISERDES XAPP678 FF1136 Virtex-4 serdes XAPP858 XAPP136 XAPP266 XAPP802
Text: R Design Challenges with DDR or DDR 2 SDRAM FIFO_0 Delayed DQS Data to User Interface , High-Performance DDR2 SDRAM Interface Data Capture Using ISERDES and OSERDES DDR2 Controller (267 MHz and , for Virtex-4 FPGAs XAPP549 DDR2 SDRAM Memory Interface for Virtex-II Pro FPGAs XAPP678c , (DIMM/ Components) XAPP454 /XAPP768c DDR2 SDRAM Memory Interface for Spartan-3 FPGAs , . Added Figure 8 and Figure 9. Updated Table 1 and Table 2. 12/05/06 1.8 Added DDR2 SDRAM SSTL1


Original
PDF XAPP802 XAPP701, XAPP702, XAPP703, XAPP709, XAPP710, XAPP852. 32-bit XAPP454 XAPP768c. XAPP758c ISERDES spartan 6 ISERDES XAPP678 FF1136 Virtex-4 serdes XAPP858 XAPP136 XAPP266 XAPP802
2005 - Not Available

Abstract: No abstract text available
Text: , along with data, for use in data capture at the receiver. DQS is a strobe transmitted by the DDR2 SDRAM , and center-aligned with data for WRITEs. DDR2 SDRAM modules operate from a differential clock (CK and , 2GB (x72, ECC, DR) 240-Pin DDR2 SDRAM RDIMM Features DDR2 SDRAM Registered DIMM (RDIMM , : www.micron.com/products/ ddr2 Features · · · · · · · · · · · · · · · · · · · · · Supports 95°C with double , notice. 2GB (x72, ECC, DR) 240-Pin DDR2 SDRAM RDIMM Features Figure 2: Module Part Numbers Example


Original
PDF 240-Pin MT36HTF25672 240-pin, PC2-3200, PC2-4200, PC2-5300 18-compatible) 09005aef82255977/Source: 09005aef8225595b 3-HTF36C256
2007 - JESD79-2

Abstract: DDR2 layout MT9HTF3272AY-80E JESD-79 DDR2 DIMM VHDL Micron TN-47-01 SSTL-18 DDR2 SDRAM component data sheet MT47H64M16 controller DDR2 layout guidelines
Text: DDR2 SDRAM memory interface that uses the data path provided with the Altera® ALTMEMPHY megafunction , interface with a DDR2 SDRAM memory interface . Figure 4 shows the configuration of the DDR2 SDRAM High , Corporation February 2007 400MHz DDR2 SDRAM Example DDR2 SDRAM memory interface with the ALTMEMPHY , devices have dedicated circuitry to interface with DDR and DDR2 SDRAM at speeds up to 200MHz/400Mbps and , , communications, and networking. Stratix® III devices support DDR and DDR2 SDRAM interfacing with dedicated DQS


Original
PDF
2005 - HYS72T512020HR-5-A

Abstract: DDR2 pcb layout DDR2 pin out DDR2-400 DDR2-533 HYS72T512020HR PC2-3200
Text: Standard Double-Data-Rate-Two Synchronous DRAMs ( DDR2 SDRAM ) with a single + 1.8 V (± 0.1 V) power supply , Modules RDIMM DDR2 SDRAM RoHS Compliant Memory Products N e v e r s t o p t h i n k i n g , : mp_a4_s_rev312 / 3 / 2005-03-18 HYS72T512020HR­[3.7/5]­A Registered DDR2 SDRAM Modules Table of Contents , -pin Registered DDR2 SDRAM Modules product family and describes its main characteristics. 1.1 · · · · Features · 240-pin PC2-4200 and PC2-3200 DDR2 SDRAM memory modules for PC, Workstation and Server


Original
PDF HYS72T512020HR­ 240-Pin DDR2-667C DDR2-667D DDR2-533C DDR2-400B 02012005-N6JU-ZWV6 HYS72T512020HR-5-A DDR2 pcb layout DDR2 pin out DDR2-400 DDR2-533 HYS72T512020HR PC2-3200
2002 - SSTL-135

Abstract: ELPIDA DDR3 ELPIDA mobile DDR ddr2 ram ELPIDA FBGA DDR3 x32 ddr3 so dimm 204 pin Elpida Memory tsop ddr2 ram elpida 1gb pc2
Text: Family J: DDR3 E: DDR2 D: DDR SDRAM , DDR Mobile RAM Power Supply, Interface Organization Density / Bank S: SDRAM , (SDR) Mobile RAM X: XDR B: DDR2 Mobile RAM R: RDRAM ©Elpida Memory, Inc , information) Module Outline J: DDR3 Module Die Rev. (Mono) Power Supply, Interface E: DDR2 Module , Organization 04: x4 08: x8 16: x16 32: x32 Power Supply, Interface A: 1.8V, SSTL_ 18 ©Elpida Memory , Information*) Module Outline Die Rev. (Mono) Power Supply, Interface A: 1.8V, SSTL_ 18 F,W: 240


Original
PDF ECT-TS-1984 512Mb x16bit x32bit SSTL-135 ELPIDA DDR3 ELPIDA mobile DDR ddr2 ram ELPIDA FBGA DDR3 x32 ddr3 so dimm 204 pin Elpida Memory tsop ddr2 ram elpida 1gb pc2
2007 - MT9HTF12872RHY-667E1

Abstract: JESD21-C JESD-21C MT9HTF12872RHY-667
Text: resistance internal to the (SSTL_ 18 ) DDR2 SDRAM . When enabled, ODT is only applied to each of the following , device with four internal banks or a 1Gb DDR2 SDRAM device with eight internal banks. DDR2 SDRAM modules , is edgealigned with data for READs and center-aligned with data for WRITEs. DDR2 SDRAM modules , 512MB, 1GB (x72, ECC, SR) 200-Pin DDR2 SDRAM SORDIMM Features DDR2 SDRAM SORDIMM MT9HTF6472RH ­ , notice. 512MB, 1GB (x72, ECC, SR) 200-Pin DDR2 SDRAM SORDIMM Features Table 2: Parameter Refresh


Original
PDF 512MB, 200-Pin MT9HTF6472RH 512MB MT9HTF12872RH 200-pin, PC2-4200, PC2-5300, PC2-6400 512MB MT9HTF12872RHY-667E1 JESD21-C JESD-21C MT9HTF12872RHY-667
2005 - stacked so-dimm connectors

Abstract: DDR2 SDRAM component data sheet DDR2-400 DDR2-533 PC2-3200 HYS72T512022HR
Text: Synchronous DRAMs ( DDR2 SDRAM ) with a single + 1.8 V (± 0.1 V) power supply All Speed grades faster than , Interface Voltage Level 05 9 3D 10 tCK @ CLMAX (Byte 18 ) [ns] tAC SDRAM @ CLMAX (Byte 18 , DDR2 SDRAM Modules DDR2 SDRAM RDIMM SDRAM RoHS compliant Memory Products N e v e r s t o , : mp_a4_s_rev312 / 3 / 2005-03-18 HYS72T512022HR­[3.7/5]­A Registered DDR2 SDRAM Modules Table of Contents , . 1.1, 2005-08 02152005-GNFR-E00S 240-Pin Registered DDR2 SDRAM Modules DDR2 SDRAM 1


Original
PDF HYS72T512022HR 240-Pin DDR2-667 DDR2-533 DDR2-400 02152005-GNFR-E00S stacked so-dimm connectors DDR2 SDRAM component data sheet DDR2-400 DDR2-533 PC2-3200
2003 - MT36HTS1G72

Abstract: mt36HTS51272 DDR2-400 DDR2-533 DDR2-667 MO-237 PC2-3200 PC2-5300 MT36HTJ51272Y-53E
Text: internal to the (SSTL_ 18 ) DDR2 SDRAM . When enabled, ODT is only applied to the following pins: DQ, DQS , ) activates and CKE (registered LOW) deactivates (SSTL_ 18 ) clocking circuitry on the DDR2 SDRAM . S0#, S1 , . 4GB, 8GB (x72, ECC, DR) 240-Pin DDR2 SDRAM RDIMM Serial Presence-Detect Table 18 : Serial , interface levels -667 SDRAM cycle time, tCK -53E (CL = MAX value, see byte 18 ) -40E -667 SDRAM access , ) 240-Pin DDR2 SDRAM RDIMM Serial Presence-Detect Table 18 : Serial Presence-Detect Matrix ­ 4GB


Original
PDF 240-Pin MT36HTJ51272 MT36HTS51272 MT36HTS1G72 240-pin, PC2-3200, PC2-4200, PC2-5300 18-compatible) 09005aef822553c2/Source: DDR2-400 DDR2-533 DDR2-667 MO-237 PC2-3200 PC2-5300 MT36HTJ51272Y-53E
2006 - qimonda ddr2 layout

Abstract: PC2-3200R-333 DDR2 SDRAM component data sheet PC2-3200 HYS72T512020HR DDR2-533 DDR2-400 Qimonda AG Qimonda DDR2 pcb layout raw card f so-dimm
Text: Synchronous DRAMs ( DDR2 SDRAM ) with a single + 1.8 V (± 0.1 V) power supply · Built with 1-Gbit DDR2 SDRAMs , Interface Voltage Level 05 9 tCK @ CLMAX (Byte 18 ) [ns] tAC SDRAM @ CLMAX (Byte 18 ) [ns] 50 , Interface Voltage [V] 18 SSTL_ 18 3 DRAM Technology T DDR2 4 Component Density [Mbit , September 2006 HYS72T512020HR­[3.7/5]­A 240-Pin Registered-DDR2-SDRAM Modules DDR2 SDRAM , Registered DDR2 SDRAM Modules HYS72T512020HR­[3.7/5]­A Revision History: 2006-09, Rev. 1.11 Page


Original
PDF HYS72T512020HR­ 240-Pin qimonda ddr2 layout PC2-3200R-333 DDR2 SDRAM component data sheet PC2-3200 HYS72T512020HR DDR2-533 DDR2-400 Qimonda AG Qimonda DDR2 pcb layout raw card f so-dimm
2005 - PC2-3200R-333-12

Abstract: 1gb 2Rx8 pc2-6400 1 gb 1Rx4 PC2-3200r HYB18T512800 PC2-4200R-444-12-H0 DDR2-DDR400B PC2-3200R-333-12-h0 2gb 2Rx8 pc2-6400 PC2-4200R-444-12-J1 PC2-3200r
Text: Double-Data-Rate-Two Synchronous DRAMs ( DDR2 SDRAM ) with a single + 1.8 V (± 0.1 V) power supply Built with 512 Mbit , HYS72T1280x0HR­[2.5/./5]­B HYS72T256220HR­[2.5/./5]­B 240-Pin Registered DDR2 SDRAM Modules RDIMM SDRAM DDR2 SDRAM RoHS Compliant Memory Products N e v e r s t o p t h i n k i n g . Edition , ]xxxHR­[2.5/./5]­B 240-Pin Registered DDR2 SDRAM Table of Contents 1 1.1 1.2 Overview . . . . , 26 28 33 35 42 44 Rev. 1.00, 2005-07 05112005-YMIX-KUOQ 240-Pin Registered DDR2 SDRAM


Original
PDF HYS72T32000HR­ HYS72T64000HR­ HYS72T1280x0HR­ HYS72T256220HR­ 240-Pin DDR2-800E DDR2-667C DDR2-667D DDR2-533C PC2-3200R-333-12 1gb 2Rx8 pc2-6400 1 gb 1Rx4 PC2-3200r HYB18T512800 PC2-4200R-444-12-H0 DDR2-DDR400B PC2-3200R-333-12-h0 2gb 2Rx8 pc2-6400 PC2-4200R-444-12-J1 PC2-3200r
Supplyframe Tracking Pixel