The Datasheet Archive

Top Results (6)

Part Manufacturer Description Datasheet Download Buy Part
1-1589736-0 TE Connectivity (1-1589736-0) JSM015PR2GX006N = Wdualobe
1589887-1 TE Connectivity (1589887-1) JX080PR2RG001N = COAX
JTM025PP2DM012N (6-1589737-7) TE Connectivity (6-1589737-7) JTM025PP2DM012N = Wdualobe
JTM025PR2DM012N (4-1589738-0) TE Connectivity (4-1589738-0) JTM025PR2DM012N = Wdualobe
JSM005PP2DC001N (1-1589735-7) TE Connectivity (1-1589735-7) JSM005PP2DC001N = Wdualobe
1658686-2 TE Connectivity (1658686-2) SOCKET CONT, 22-28 AWG, DF 22, AMPLIMITE

CEA-861-D Datasheets Context Search

Catalog Datasheet MFG & Type PDF Document Tags
2008 - ADV7510

Abstract: CEA-861-D ADV7510BSTZ-225 rgb tmds transmitter ADV7510BSTZ HSYNC, VSYNC, DE, input, output SPDIF i2s converter cea-861d cea-861 1 bit dsd
Text: Auto input video format timing detection ( CEA-861-D ) Digital audio Supports standard S/PDIF for , Digital Content Protection, LLC. EIA/ CEA-861-D , a technical specifications document, describes audio , CAPTURE HDCP KEYS 4:2:2 SCLK DSD_CLK D [35:0] VSYNC HSYNC DE VIDEO DATA CAPTURE 4:4:4 , CEC_CLK NC DDCSCL DDCSDA SCL SDA D [35:0] DE HSYNC Type Differential output Differential


Original
PDF ADV7510 12-bit 1080p ITU656-based CEA-861-D) desi10BSTZ-225 ADV7510/PCBZ1 100-Lead ST-100 ADV7510 CEA-861-D ADV7510BSTZ-225 rgb tmds transmitter ADV7510BSTZ HSYNC, VSYNC, DE, input, output SPDIF i2s converter cea-861d cea-861 1 bit dsd
2006 - GS1572

Abstract: CEA 861-F GS1572-IBE3 cea-861 GO1555 352M sd 4842 hd sd video converter hd-SDI driver HSYNC, VSYNC, DE
Text: ancillary data insertion · Support for HVF or EIA/CEA- 861 timing input · Automatic standard , /VSYNC H/HSYNC TIM_ 861 DIN[19:0] PCLK RSET Input Mux/ Demux HANC/ VANC Blanking SMPTE , .27 4.3.2 CEA 861 Timing , CORE _GND PD_GND PD_GND PD_GND CD_GND D DIN11 DIN10 STANDBY SDO_EN/ DIS CORE , _GND CORE _GND CORE _GND NC CD_GND RSET G IO_VDD IO_GND TIM 861 RESET


Original
PDF GS1572 GS1572 259M-C 292M/259M-C 20-bit 10-bit CEA 861-F GS1572-IBE3 cea-861 GO1555 352M sd 4842 hd sd video converter hd-SDI driver HSYNC, VSYNC, DE
2006 - GS1572-IBE3

Abstract: sd 4841 p GS1572 sd 4842 cea-861 HD-SDI serializer 16 bit parallel 352M CEA861 vanc HSYNC, VSYNC, DE
Text: /CEA- 861 timing input Automatic standard detection and indication Enhanced SMPTE 352M payload , Functional Block Diagram GSPI Host Interface F/DE V/VSYNC H/HSYNC TIM_ 861 DIN[19:0] PCLK , . 26 4.3.2 CEA 861 Timing , _ GND CP_GND DIN13 DIN14 DIN12 V/VSYNC CORE _GND PD_GND PD_GND PD_GND CD_GND D , G IO_VDD IO_GND TIM 861 DVB_ASI SMPTE_ BYPASS IOPROC _EN/DIS RESET CORE


Original
PDF GS1572 259M-C 292M/259M-C 20-bit 10-bit GS1572-IBE3 sd 4841 p sd 4842 cea-861 HD-SDI serializer 16 bit parallel 352M CEA861 vanc HSYNC, VSYNC, DE
2008 - EIA/CEA-861-D

Abstract: No abstract text available
Text: , 720p, 1080i, 1080p I 2C Common video modes—refer to EIA/ CEA-861-D for more information , include the following: EIA/ CEA-861-D , a technical specifications document, describes audio and video , GENERATION D [23:0] I2S[3:0] HPD AUDIO DATA CAPTURE Tx1+/– TMDS OUTPUTS Tx2+/â


Original
PDF ADV7520 1080i ITU656-based CEA-861D) uncompresse7520BCPZ-801 ADV7520/PCBZ1 64-Lead CP-64-1 D07349-0-5/08 EIA/CEA-861-D
2008 - cea-861d

Abstract: CEA-861-D HDMI to vga converter block diagram block diagram for portable dvd specifically in audio section MO-220-VMMD-4 hbr audio MO-220 VMMD-4 CP-64-1 HDMI transmitter adv7520 philips I2S bus specification
Text: , 1080i, 1080p I2C Common video modes-refer to EIA/ CEA-861-D for more information. Inter-IC , following: EIA/ CEA-861-D , a technical specifications document, describes audio and video InfoFrames, as , GENERATION D [23:0] I2S[3:0] HPD AUDIO DATA CAPTURE Tx1+/­ TMDS OUTPUTS Tx2+/­ ADV7520


Original
PDF ADV7520 1080i ITU656-based CEA-861D) uncompresseADV7520BCPZ-801 ADV7520/PCBZ1 64-Lead CP-64-1 D07349-0-5/08 cea-861d CEA-861-D HDMI to vga converter block diagram block diagram for portable dvd specifically in audio section MO-220-VMMD-4 hbr audio MO-220 VMMD-4 CP-64-1 HDMI transmitter adv7520 philips I2S bus specification
2008 - Not Available

Abstract: No abstract text available
Text: Auto input video format timing detection ( CEA-861-D ) Digital audio Supports standard S/PDIF for , Deep Color HDMI 1.3 Transmitter with CEC ADV7510 FEATURES FUNCTIONAL BLOCK DIAGRAM SPDIF CEC CONTROLLER/ BUFFER I2S[3:0] DSD[5:0] MCLK LRCLK AUDIO DATA CAPTURE HDCP KEYS 4:2:2 SCLK DSD_CLK D [35:0] VSYNC HSYNC DE VIDEO DATA CAPTURE 4:4:4 AND COLOR SPACE CONVERTER TX0+/TX0– TX1+/TX1– TX2+/TX2– REGISTERS AND CONFIG. LOGIC HPD INT SCL HDCP


Original
PDF ADV7510 12-bit 1080p D07350F-0-11/09
2008 - ADV7510

Abstract: free home theater circuit diagram HDTV transmitter receivers block diagram CEA-861-D circuit diagram for 7.1 channel home theater cea-861 S/PDIF specification SPDIF i2s converter free philips home theater circuit diagram HDTV transmitter block diagram
Text: Auto input video format timing detection ( CEA-861-D ) Digital audio Supports standard S/PDIF for , CAPTURE HDCP KEYS 4:2:2 SCLK DSD_CLK D [35:0] VSYNC HSYNC DE VIDEO DATA CAPTURE 4:4:4


Original
PDF ADV7510 12-bit 1080p ITU656-based CEA-861-D) D07350F-0-11/09 ADV7510 free home theater circuit diagram HDTV transmitter receivers block diagram CEA-861-D circuit diagram for 7.1 channel home theater cea-861 S/PDIF specification SPDIF i2s converter free philips home theater circuit diagram HDTV transmitter block diagram
2010 - CEA 861-F

Abstract: No abstract text available
Text: €¢ Output H, V, F or CEA 861 Timing Signals • 1.2V digital core power supply, 1.2V and 3.3V analog , . 39 4.11.1 CEA- 861 Timing Generation , . 62 Figure 4-26: Ancillary Data Extraction - Step D , . 38 Table 4-9: Supported CEA- 861 Formats , Pin Assignment 1 2 A VBG LF B A_VDD C D E 3 4 5 6 7 8 9


Original
PDF GS1661A 485Gb/s, 001Gb/s 270Mb/s 259M-C GS1661A 259M-C. 485Gb/s CEA 861-F
2012 - Not Available

Abstract: No abstract text available
Text: or CEA 861 Timing Signals • 1.2V digital core power supply, 1.2V and 3.3V analog power , . 38 4.11.1 CEA- 861 Timing Generation , . 62 Figure 4-25: Ancillary Data Extraction - Step D , . 36 Table 4-9: Supported CEA- 861 Formats , September 2012 6 of 83 1. Pin Out 1.1 Pin Assignment 1 2 A VBG LF B A_VDD C D


Original
PDF GS1660A 485Gb/s, 001Gb/s 270Mb/s 259M-C 20-bit 10-bit GS1660A
2012 - Not Available

Abstract: No abstract text available
Text: H, V, F or CEA 861 Timing Signals • 1.2V digital core power supply, 1.2V and 3.3V analog , . 39 4.11.1 CEA- 861 Timing Generation , . 62 Figure 4-24: Ancillary Data Extraction - Step D , . 38 Table 4-9: Supported CEA- 861 Formats , Pin Assignment 1 2 A VBG LF B A_VDD C D E 3 4 5 6 7 8


Original
PDF GS1660 485Gb/s, 001Gb/s 270Mb/s 259M-C GS1660 259M-C. 20-bit 10-bit
2006 - 442-62

Abstract: No abstract text available
Text: €¢ Support for HVF or EIA/CEA- 861 timing input • Automatic standard detection and indication â , GSPI Host Interface F/DE V/VSYNC H/HSYNC TIM_ 861 DIN[19:0] PCLK RSET Input Mux , .27 4.3.2 CEA 861 Timing Signal 4.4 , CORE _GND PD_GND PD_GND PD_GND CD_GND D DIN11 DIN10 STANDBY SDO_EN/ DIS CORE , _GND CORE _GND CORE _GND NC CD_GND RSET G IO_VDD IO_GND TIM 861 RESET


Original
PDF GS1572 GS1572 259M-C 292M/259M-C 442-62
2012 - Not Available

Abstract: No abstract text available
Text: 861 Timing Signals • 1.2V digital core power supply, 1.2V and 3.3V analog power supplies, and , . 39 4.11.1 CEA- 861 Timing Generation , . 61 Figure 4-25: Ancillary Data Extraction - Step D , . 38 Table 4-9: Supported CEA- 861 Formats , Pin Assignment 1 2 A VBG LF B A_VDD C D E 3 4 5 6 7 8 9


Original
PDF GS1661 485Gb/s, 001Gb/s 270Mb/s 259M-C 485Gb/s 10-bit
1995 - CEA-805-B

Abstract: lpfg 0011 sdc 2008 CEA861D-bit "RGB to YCbCr" 8H201 3H2180 7702c CEA-861-D CEA-805A
Text: ( 525i /625i: ITU-R. BT601 525p / 625p / 1080i / 720p; CEA-861-D ) VBID(CGMS-A), CC/XDS, WSS, CEA , /PAL NTSC-M, PAL-B, D ,G,H,I,M,N S- ITU-R BT601 YCbCr 4:2:2 RGB 6:6:6 RGB 5:6:5 ITU-R , Generator LPF-G* Y[9:0] to DAC CLK Rate B *CLK Rate D Cb[7:0] 4:2:2 to 4:4:4 x2 , D D1 CLK Rate A CLK Rate B CLK Rate C CLK Rate D Rev-J-00 D1( 525i /625i ) 6.75MHz , 2008/03 [AK8825] 3. 3-1 AK8825VG 9 8 7 6 5 4 3 2 1 A B C D E F


Original
PDF AK8825] AK8825 10bit SMPTE-125M-1995/ITU-R SMPTE274M-1998 1080i) SMPTE296M-2001 SMPTE125M-1995 CEA-805-B lpfg 0011 sdc 2008 CEA861D-bit "RGB to YCbCr" 8H201 3H2180 7702c CEA-861-D CEA-805A
Not Available

Abstract: No abstract text available
Text: 625i / 525p / 625p / 1080i / 720p; CEA-861-D Compatible) - VBID (CGMS-A), CC/XDS, WSS, CEA-805-B (Type , Composite Video Encoder - NTSC-M, PAL-B, D , G, H, I. M, N Encoding - Composite Video Output / S-Video , LPF-G* SYNC Generator Y[9:0] to DAC CLK Rate B *CLK Rate D Cb[7:0] Cr[7:0] 4:2:2 to 4:4 , Encoder Block This Block described as Component Video Encoder Block in this datasheet. CLK Rate D is only a case of D1(525i/625i) mode. Clock Rate CLK Rate A CLK Rate B CLK Rate C CLK Rate D


Original
PDF AK8825] AK8825 AK8825) AK8825 10bit SMTE-125M BT601, SMPTE-274M 1080i) SMPTE296M
LPFH

Abstract: No abstract text available
Text: 625i / 525p / 625p / 1080i / 720p; CEA-861-D Compatible) - VBID (CGMS-A), CC/XDS, WSS, CEA-805-B (Type , Composite Video Encoder - NTSC-M, PAL-B, D , G, H, I. M, N Encoding - Composite Video Output / S-Video , LPF-G* SYNC Generator Y[9:0] to DAC CLK Rate B *CLK Rate D Cb[7:0] Cr[7:0] 4:2:2 to 4:4 , Encoder Block This Block described as Component Video Encoder Block in this datasheet. CLK Rate D is only a case of D1(525i/625i) mode. Clock Rate CLK Rate A CLK Rate B CLK Rate C CLK Rate D


Original
PDF AK8825VN] AK8825VN AK8825VN) AK8825 10bit SMTE-125M BT601, SMPTE-274M 1080i) SMPTE296M LPFH
2008 - gs2960

Abstract: RP168-2002 352A1 convert smpte 425M level a to level b UCBBJE20-1 sdi gennum SMPTE-425M SMPTE 352 payload SMPTE 425M
Text: features Output H, V, F or CEA 861 Timing Signals 1.2V digital core power supply, 1.2V and 3.3V analog , CEA- 861 Timing Generation , . 73 Figure 4-26: Ancillary Data Extraction - Step D , . 44 Table 4-9: Supported CEA- 861 Formats , 1.1 Pin Assignment 1 A B C D E F G H J K VBG 2 LF 3 LB_CONT 4 VCO_ VDD 5 STAT0 6


Original
PDF GS2960 97Gb/s, 001Gb/s, 485Gb/s, 001Gb/s 270Mb/s 259M-C 1080p 10-bit 20-bit RP168-2002 352A1 convert smpte 425M level a to level b UCBBJE20-1 sdi gennum SMPTE-425M SMPTE 352 payload SMPTE 425M
2009 - 155080

Abstract: No abstract text available
Text: VCO_GND CD_VDD CD_GND ANC_BLANK F/DE V/VSYNC H/HSYNC TIM_ 861 20BIT/10BIT DIN[19:0] PCLK , . 29 4.3.2 CEA 861 Timing , CD_GND SDO D DIN11 DIN10 STANDBY SDO_ EN/DIS CORE _GND RSV RSV RSV , CORE _VDD G RATE_ IO_GND SEL DETECT _TRS IO_VDD IO_GND TIM_ 861 CORE _GND SMPTE , PCLK Input PARALLEL DATA TIMING. Signal levels are LVCMOS / LVTTL compatible. TIM_ 861 = LOW


Original
PDF GS1662 485Gb/s, 001Gb/s 270Mb/s 259M-C 20-bit 10-bit an8879 155080
2007 - HDMI verilog code

Abstract: verilog code for decimation filter verilog code image processing filtering abstract on hdmi tmds encoder verilog code for hdmi HDMI verilog BCH TMDS ip bch verilog code IEC60958
Text: Audio FIFO depth supports 20 msec `lip sync' Transports all packet types per HDMI 1.3a CEA-861-D


Original
PDF
2007 - HDMI verilog code

Abstract: hd receiver HDMI verilog BCH CEA-861-D IEC60958 IEC61937 cea 608 TXC-98073 abstract on hdmi
Text: authentication Supports DDC interface up to 400 kHz CEA-861-D Video Timing Integrated Clock and Data


Original
PDF
Television ICs Television Integrated Circuits

Abstract: Analog devices branding codes dts hd master decoder ADV7390 ADV7441A ADV7521NK CEA-861-D ADI HDMI cable
Text: . (supporting x.v.ColorTM), the Consumer Electronics Association's CEA-861-D , and DVI v1.0 (digital video


Original
PDF ADV7521NK ADV7521NK, Television ICs Television Integrated Circuits Analog devices branding codes dts hd master decoder ADV7390 ADV7441A CEA-861-D ADI HDMI cable
2012 - AK8826

Abstract: No abstract text available
Text: タイミング信号によるスレーブ同期モード ( 525i /625i: ITU-R. BT601 è¦æ ¼æº–æ‹ ã€625i / 525p / 1080i / 720p: CEA-861-D æº–æ‹ ) â , , PAL-B, D ,G,H,I,M,N エンコード ◇ 入力信号フォーマット: Y/Cb/Cr 4:2:2 (8bit x 1: 525i , Rate B *CLK Rate D Cb[7:0] 4:2:2 to 4:4:4 x2 Interpolation Cr[7:0] CLK Rate A From , ™ã‚‹ãƒ¢ãƒ¼ãƒ‰ã‚’コンポーネントビデオエンコーダモードと記載します。 CLK Rate D は D1 モード時のみのブロックになります。 クロックレート CLK Rate A CLK Rate B CLK Rate C CLK Rate D MS0972-J-02 D1( 525i /625i ) 6.75MHz 13.5MHz


Original
PDF AK8826VN] AK8826VN AK8826 10bit SMPTE-125M-1995/ITU-R SMPTE274M-1998 1080i) SMPTE296M-2001 MS0972-J-02 AK8826
2006 - 446H

Abstract: HD-SDI serializer vanc GS1582 GO1555 352M 299M 272M TIM-861 hd-SDI
Text: /27MHz (10-bit mode). · · Support for HVF or EIA/CEA- 861 timing input · Automatic standard , H/HSYNC TIM_ 861 DIN[19:0] PCLK SD/HD Audio Embedding Input Mux/ Demux HANC/ VANC , .28 4.3.2 CEA 861 Timing , _GND PD_GND PD_GND PD_GND CD_GND D DIN11 DIN10 STANDBY SDO_EN/ DIS CORE _GND , _GND CORE _GND NC CD_GND RSET G IO_VDD IO_GND TIM 861 DVB_ASI SMPTE_ IOPROC


Original
PDF GS1582 GS1582 259M-C 292M/259M-C 20-bit 446H HD-SDI serializer vanc GO1555 352M 299M 272M TIM-861 hd-SDI
2006 - 446H

Abstract: vanc Audio Multiplexer 804h-807h GS1582-IBE3 GS1582 GO1555 352M 299M 272M
Text: processing features, including: Generic ancillary data insertion Support for HVF or EIA/CEA- 861 timing , Ain_5/6 Ain_7/8 ACLK1 ACLK2 WCLK1 WCLK2 F/DE V/VSYNC H/HSYNC TIM_ 861 DIN[19:0] PCLK RSET , . 28 4.3.2 CEA 861 Timing , PD_GND CD_GND D DIN11 DIN10 STANDBY SDO_EN/ DIS CORE _GND NC NC NC CD_GND , CD_GND RSET G IO_VDD IO_GND TIM 861 DVB_ASI SMPTE_ BYPASS IOPROC _EN/DIS


Original
PDF GS1582 259M-C EIA/CEA-861 446H vanc Audio Multiplexer 804h-807h GS1582-IBE3 GO1555 352M 299M 272M
2006 - Not Available

Abstract: No abstract text available
Text: processing features, including: Generic ancillary data insertion Support for HVF or EIA/CEA- 861 timing , H/HSYNC TIM_ 861 DIN[19:0] PCLK RSET Input Mux/ Demux HANC/ VANC Blanking SD/HD , . 29 4.3.2 CEA 861 Timing , PD_GND CD_GND D DIN11 DIN10 STANDBY SDO_EN/ DIS CORE _GND NC NC NC CD_GND , CD_GND RSET G IO_VDD IO_GND TIM 861 DVB_ASI SMPTE_ BYPASS IOPROC _EN/DIS


Original
PDF GS1582 259M-C EIA/CEA-861
2011 - EVAL-ADV7513-HRZ

Abstract: I2S 5.1 to SPDIF ADV7513 spdif 14 pin ADV7513BSWZ jedec
Text: , YCbCr, and DDR Supports ITU-656-based embedded syncs Automatic input video format timing detection (CEA- 861 , ENCRYPTION 4:2:2 D [23:0] VSYNC HSYNC DE CLK HPD INT SDA SCL TX0+/TX0­ TX1+/TX1­ VIDEO DATA CAPTURE , , DDCSCL, HPD, PD) Audio/Video Digital Inputs ( D [23:0], MCLK, CLK, LRCLK, CEC, CEC_CLK, SPDIF, I2S[3:0 , 64 Mnemonic INT DVDD_3V CEC CEC_CLK DDCSCL DDCSDA SCL SDA D [23:0] CLK DE HSYNC EPAD Type Output Power , ATV_VideoTx_Apps@analog.com. Other references include the following: · EIA/CEA- 861 -E-this technical specification document


Original
PDF 1080p ITU-656-based CEA-861-E) SW-64-2 06-27-2012-B ADV7513 ADV7513 D10225-0-1/13 EVAL-ADV7513-HRZ I2S 5.1 to SPDIF spdif 14 pin ADV7513BSWZ jedec
Supplyframe Tracking Pixel