The Datasheet Archive

AT6002LV-4QX datasheet (1)

Part ECAD Model Manufacturer Description Type PDF
AT6002LV-4QX AT6002LV-4QX ECAD Model Atmel FPGA: AT6000 Family: SRAM Switch Tech.: Reprogrammable: 1024 Logic Cells: 1024 Reg.: 3.3V Supply: 4 Speed Grade: 132QFP Original PDF

AT6002LV-4QX Datasheets Context Search

Catalog Datasheet MFG & Type PDF Document Tags
AN61

Abstract: PI6C3991 PI6C39911 PI6C39911-2 PI6C3991-2 PI6C3991-5 PI6C3991-5I
Text: numbers with the "A" suffix, the 3Qx outputs are synchronized on the clocks input rising edge, and 4Qx , For 3.3V SuperClocks part number without the "A" suffix, the 3Qx and 4Qx outputs are synchronized on , between Pericom PI6C3991 and PI6C3991A, or PI6C39911 and PI6C39911A. The alignment between 3Qx and 4Qx , ( 4Qx outputs = ÷2) Alignment between 3Qx & REF 4Qx & REF 3Qx & 4Qx PI6C3991 & PI6C39911 3Qx Rising Edge 4Qx Rising Edge 3Qx Rising Edge REF Rising Edge REF Rising Edge 4Qx Rising Edge


Original
PDF PI6C3991 PI6C3991-I PI6C3991-2 PI6C3991-5 PI6C3991-5I PI6C39911 PI6C39911-2 PI6C39911-5 PI6C3991A PI6C3991A-I AN61 PI6C3991 PI6C39911 PI6C39911-2 PI6C3991-2 PI6C3991-5 PI6C3991-5I
1995 - 74AS

Abstract: CY7B991 CY7B992 MC10E101 MC10E163 R3000 ECL81 block diagram of dot matrix printer for numbers only
Text: =HIGH. Any one of 1Qx, 2Qx, or 4Qx outputs may be used as FB input, by leaving its corresponding 1Fx, 2Fx , 4Qx to have -6tU of skew (4F1=LOW, 4F0=MID). The final function ob served on 4Qx will be REF , ) function on 4Qx outputs. In this configuration, the 2Qx out puts could be programmed to have any one of , 3) 'FB 1F1 1F0 (2F1) (2F0) L 4Qx Output with respect to REF 4F1 L L L , k 1Qx(2Qx) 4Qx Output Section Configu ation gurati Feedback Section -2t 0t +2t


Original
PDF LOG00020494 74AS CY7B991 CY7B992 MC10E101 MC10E163 R3000 ECL81 block diagram of dot matrix printer for numbers only
1994 - 74AS

Abstract: CY7B991 CY7B992 MC10E101 MC10E163 R3000
Text: inputs should be set as 3F1= MID and 3F0=HIGH. Any one of 1Qx, 2Qx, or 4Qx outputs may be used as FB , it as FB, and program 4Qx to have ­6tU of skew (4F1=LOW, 4F0=MID). The final function observed on 4Qx will be REF frequency multiplied by 4 and advanced by 6tU (-6tU and f*4). By this method, one , 4Qx outputs. In this configuration, the 2Qx outputs could be programmed to have any one of 0tU , ) 4Qx Output Section 4Qx Outputs with respect to REF L L L 4F1 Configuration Block Feedback


Original
PDF CY7B991 CY7B992, 74AS CY7B992 MC10E101 MC10E163 R3000
1994 - 1QX 350C

Abstract: 74AS CY7B991 CY7B992 MC10E101 MC10E163 R3000 SRAM 8T
Text: corresponding 3Fx inputs should be set as 3F1= MID and 3F0=HIGH. Any one of 1Qx, 2Qx, or 4Qx outputs may be , =HIGH, 3F0=HIGH) and use it as FB, and program 4Qx to have ­6tU of skew (4F1=LOW, 4F0=MID). The final function observed on 4Qx will be REF frequency multiplied by 4 and advanced by 6tU (-6tU and f*4). By , 4Qx outputs. In this configuration, the 2Qx outputs could be programmed to have any one of 0tU through , Output Selection Block 1F1 (2F1) 4Qx Output Section 4Qx Outputs with respect to REF L L L


Original
PDF CY7B991 CY7B992, RoboCloc1998. 1QX 350C 74AS CY7B992 MC10E101 MC10E163 R3000 SRAM 8T
CYB991V

Abstract: 42TU IDT5V994 IDT5V993A IDT5V991A IDT5993A IDT5992A IDT5991A CY7B992 CY7B991
Text: PLL to increase its frequency until 3Q0 and 3Q1 outputs are locked at 25MHz while 1Qx, 2Qx and 4Qx , outputs run at 100MHz. The 1Qx, 2Qx and 4Qx outputs are skewed by programming their select inputs , outputs are locked at 42.5MHz while 1Qx, 2Qx and 3Qx outputs run at 85MHz. The 1Qx, 2Qx and 4Qx outputs , are locked at 21.25MHz while 1Qx, 2Qx and 4Qx outputs run at 85MHz. The 1Qx, 2Qx and 3Qx outputs are , at 66.5MHz while 1Qx, 2Qx and 3Qx outputs run at 133MHz. The 1Qx, 2Qx and 4Qx outputs are skewed by


Original
PDF IDT5991A, IDT5992A, IDT5993A, IDT5V991A, IDT5V993A, IDT5V994 AN-226 CYB991V 42TU IDT5V994 IDT5V993A IDT5V991A IDT5993A IDT5992A IDT5991A CY7B992 CY7B991
1995 - LOG0010-1192

Abstract: CY7B991 CY7B992
Text: 2Qx SKEW SELECT MATRIX 3Fx 4Fx Figure 3. 3Qx 4Qx RoboClock Test Mode 6-79 , in their MID position and a clock applied to the REF input. If the 3Qx or 4Qx outputs are then selected for a divided function (3Fx = LOW, LOW, HIGH, HIGH or 4Fx = LOW, LOW) then the 4Qx or 3Qx


Original
PDF CY7B991 CY7B992 CY7B992. LOG0010-1192 LOG0010-1192 CY7B992
1997 - atmel 1103

Abstract: atmel+1103 UA703 AT6005 AT6003LV AT6003 AT6002LV AT6002 AT6010LV AT6010
Text: No file text available


Original
PDF ATV750LATV750BATV750BLATF750C/CL/LVC/LVCL 00BLATV2500BQATV2500BQLATF2500C/CL/CQ/CQL AT6002 AT6003 AT6005 AT6010 AT6002LV AT6003LV AT6005LV AT6010LV atmel 1103 atmel+1103 UA703 AT6005 AT6003LV AT6003 AT6002LV AT6002 AT6010LV AT6010
1992 - transistor 2FX

Abstract: 2F123 CY7B991 CY7B9911 CY7B991V CY7B992
Text: 2Fx 2Qx SKEW SELECT MATRIX 3Fx 3Qx 4Fx 4Qx Figure 3. RoboClock Test Mode A counter , must be placed in their MID position and a clock applied to the REF input. If the 3Qx or 4Qx outputs are then selected for a divided function (3Fx = LOW, LOW, HIGH, HIGH or 4Fx = LOW, LOW) then the 4Qx


Original
PDF CY7B991 CY7B992 transistor 2FX 2F123 CY7B991 CY7B9911 CY7B991V CY7B992
1994 - 74AS

Abstract: CY7B991 CY7B992 MC10E101 MC10E163 R3000
Text: corresponding 3Fx inputs should be set as 3F1= MID and 3F0=HIGH. Any one of 1Qx, 2Qx, or 4Qx outputs may be , =HIGH, 3F0=HIGH) and use it as FB, and program 4Qx to have ­6tU of skew (4F1=LOW, 4F0=MID). The final function observed on 4Qx will be REF frequency multiplied by 4 and advanced by 6tU (-6tU and f*4). By , 4Qx outputs. In this configuration, the 2Qx outputs could be programmed to have any one of 0tU through , ) 4Qx Output Section 4Qx Outputs with respect to REF L L L 4F1 Configuration Block Feedback


Original
PDF CY7B991 CY7B992, 74AS CY7B992 MC10E101 MC10E163 R3000
1997 - 2t transistor

Abstract: dot matrix printer circuit diagram datasheet CY7B991 CY7B9911 CY7B992 MC10E101 MC10E163 R3000
Text: corresponding 3Fx inputs should be set as 3F1= MID and 3F0=HIGH. Any one of 1Qx, 2Qx, or 4Qx outputs may be , =HIGH, 3F0=HIGH) and use it as FB, and program 4Qx to have ­6tU of skew (4F1=LOW, 4F0=MID). The final function observed on 4Qx will be REF frequency multiplied by 4 and advanced by 6tU (-6tU and f*4). By , 4Qx outputs. In this configuration, the 2Qx outputs could be programmed to have any one of 0tU through , M H H L H M H H Output Selection Block 1F1 (2F1) 4Qx Output Section


Original
PDF CY7B991/CY7B992 CY7B991 CY7B992, 2t transistor dot matrix printer circuit diagram datasheet CY7B9911 CY7B992 MC10E101 MC10E163 R3000
2002 - Not Available

Abstract: No abstract text available
Text: ), Inverted (4Q0 and 4Q1 only with 4F0 = 4F1 = HIGH), and Divided (3Qx and 4Qx only in Divide-by-2 or , inver-sion on 4Q. REF FB 20 MHz PI6C39911/2 4Qx 40 MHz REF FS 4F0 4F1 3F0 3F1 2F0 2F1 1F0 1F1 TEST , REF PI6C39911/2 FB 20 MHz 4Qx 10 MHz REF FS 4F0 4Q0 10 MHz 4F1 3F0 3F1 2F0 2F1 1F0 , programmed for zero skew. 3Qx is programmed to divide by four. 4Qx is programmed to divide by two. Note that with PI6C39911A, the falling edges of the 4Qx and 3Qx outputs are aligned. This allows use of the


Original
PDF PI6C39911 PI6C39911A PI6C39912 100ps 2X9012123456789012 32-Pin PI6C39911- PI6C39911J PI6C39912-
42TU

Abstract: AN-228 IDT5T995 IDT5T9950 IDT5V995 IDT5V9950 IDT5
Text: frequency until 3Q0 and 3Q1 outputs are locked at 40MHz while 1Qx, 2Qx and 4Qx outputs run at 160MHz. The , 1Qx, 2Qx and 4Qx outputs are skewed by programming their select inputs accordingly (Refer to Table 4 , 13.33MHz. The FB input and 1Q0 output will then be twelve times 13.33MHz or 160MHz. The 2Qx, 3Qx and 4Qx , outputs are locked at 100MHz while 1Qx, 2Qx and 3Qx outputs run at 200MHz. The 1Qx, 2Qx and 4Qx outputs , frequency until 3Q0 and 3Q1 outputs are locked at 50MHz while 1Qx, 2Qx and 4Qx outputs run at 200MHz. The


Original
PDF AN-228 IDT5V995, IDT5V9950, IDT5T995/A, IDT5T9950/A 42TU AN-228 IDT5T995 IDT5T9950 IDT5V995 IDT5V9950 IDT5
CYB991V

Abstract: SKE 4F 42TU IDT5V993A IDT5V991A IDT5993A IDT5992A IDT5991A CY7B992 Wiring Diagram logo
Text: are locked at 25MHz while 1Qx, 2Qx and 4Qx outputs run at 100MHz. The 1Qx, 2Qx and 3Qx outputs are , outputs are locked at 50MHz while 1Qx, 2Qx and 3Qx outputs run at 100MHz. The 1Qx, 2Qx and 4Qx outputs , while 1Qx, 2Qx and 3Qx outputs run at 85MHz. The 1Qx, 2Qx and 4Qx outputs are skewed by programming , and 4Qx outputs run at 85MHz. The 1Qx, 2Qx and 3Qx outputs are skewed by programming their select , 66.5MHz while 1Qx, 2Qx and 3Qx outputs run at 133MHz. The 1Qx, 2Qx and 4Qx outputs are skewed by


Original
PDF IDT5991A, IDT5992A, IDT5993A, IDT5V991A, IDT5V993A, IDT5V994 AN-226 CYB991V SKE 4F 42TU IDT5V993A IDT5V991A IDT5993A IDT5992A IDT5991A CY7B992 Wiring Diagram logo
1999 - CY7B991

Abstract: CY7B9911 CY7B9911V CY7B991V CY7B992
Text: 1Fx 1Qx 2Fx 2Qx SKEW SELECT MATRIX 3Fx 3Qx 4Fx 4Qx Figure 3. RoboClock Test , 4Qx outputs are then selected for a divided function (3Fx = LOW, LOW, HIGH, HIGH or 4Fx = LOW, LOW) then the 4Qx or 3Qx outputs will be in their HIGH state. The first REF clock will cause these outputs


Original
PDF
42TU

Abstract: AN-228 IDT5T995 IDT5T9950 IDT5V995 IDT5V9950 SKE 4F
Text: frequency until 3Q0 and 3Q1 outputs are locked at 40MHz while 1Qx, 2Qx and 4Qx outputs run at 160MHz. The , 1Qx, 2Qx and 4Qx outputs are skewed by programming their select inputs accordingly (Refer to Table 4 , 13.33MHz. The FB input and 4Q0 output will then be six times 13.33MHz or 160MHz. The 2Qx, 3Qx and 4Qx , outputs are locked at 100MHz while 1Qx, 2Qx and 3Qx outputs run at 200MHz. The 1Qx, 2Qx and 4Qx outputs , frequency until 3Q0 and 3Q1 outputs are locked at 50MHz while 1Qx, 2Qx and 4Qx outputs run at 200MHz. The


Original
PDF AN-228 IDT5V995, IDT5V9950, IDT5T995/A, IDT5T9950/A 42TU AN-228 IDT5T995 IDT5T9950 IDT5V995 IDT5V9950 SKE 4F
2008 - PI6C39911

Abstract: PI6C39911-2 PI6C39911-5 j926
Text: (multiple of tU delay), Inverted (4Q0 and 4Q1 only with 4F0 = 4F1 = HIGH), and Divided (3Qx and 4Qx only in , 4Qx 1Q1 TEST REF Figure 5. Frequency Multiplier with Skew Connections FB Figure 5 , edges of 4Qx and 3Qx outputs are aligned. The 2Q0, 2Q1, 1Q0, and 1Q1 outputs run at 80 MHz and are , fed back to the FB input and programmed for zero skew. 3Qx is programmed to divide by four. 4Qx is programmed to divide by two. Note that the rising edges of the 4Qx and 3Qx outputs are aligned. The 1Qx


Original
PDF PI6C39911 100ps 50-Ohm 32-pin PS8497I PI6C39911- PI6C39911 PI6C39911-2 PI6C39911-5 j926
1992 - CYB992

Abstract: transistor 2FX 2F123 CY7B991 CY7B9911 CY7B992
Text: 4Fx 4Qx Figure 3. RoboClock Test Mode A counter reset is available for the divided outputs. To , applied to the REF input. If the 3Qx or 4Qx outputs are then selected for a divided function (3Fx = LOW, LOW, HIGH, HIGH or 4Fx = LOW, LOW) then the 4Qx or 3Qx outputs will be in their HIGH state. The


Original
PDF CY7B991/2 CY7B9911 CY7B9910/20 CYB992 transistor 2FX 2F123 CY7B991 CY7B9911 CY7B992
2003 - PI6C39911

Abstract: PI6C39911-2 PI6C39911-5 PI6C39911J
Text: ), Inverted (4Q0 and 4Q1 only with 4F0 = 4F1 = HIGH), and Divided (3Qx and 4Qx only in Divide-by-2 or , 3F1 2F0 PI6C39911 FS 4Q0 4Q1 40 MHz 4Qx 20 MHz 3Q0 3Q1 80 MHz 2Q0 2F1 , . Note that the rising edges of 4Qx and 3Qx outputs are aligned. The 2Q0, 2Q1, 1Q0, and 1Q1 outputs run , programmed to divide by four. 4Qx is programmed to divide by two. Note that the rising edges of the 4Qx and , selectable on the 3Qx and 4Qx outputs. These include inverted outputs and outputs that REF LOAD FB


Original
PDF PI6C39911 100ps 32-Pin PI6C39911- PI6C39911J PS8497E PI6C39911 PI6C39911-2 PI6C39911-5 PI6C39911J
2006 - Not Available

Abstract: No abstract text available
Text: of tU delay), Inverted (4Q0 and 4Q1 only with 4F0 = 4F1 = HIGH), and Divided (3Qx and 4Qx only in , 4Q0 4Q1 3Q0 3Q1 2Q0 2Q1 1Q0 1Q1 80 MHz 40 MHz 20 MHz PI6C39911 4Qx REF FB REF FS 4F0 4F1 , . Note that the rising edges of 4Qx and 3Qx outputs are aligned. The 2Q0, 2Q1, 1Q0, and 1Q1 outputs run , is programmed to divide by four. 4Qx is programmed to divide by two. Note that the rising edges of the 4Qx and 3Qx outputs are aligned. The 1Qx outputs are programmed to zero skew and are aligned with


Original
PDF PI6C39911 100ps 32-Pin PI6C39911- PI6C39911J PS8497F
Not Available

Abstract: No abstract text available
Text: (3Qx and 4Qx only in Divide-by-2 or Divide-by-4 mode). 14. tDEV is the output-to-output skew between , 4F0 4F1 3F0 3F1 2F0 PI6C39911 FS 4Q0 4Q1 3Q0 4Qx 40 MHz 20 MHz 3Q1 2Q0 2F1 , . Note that the rising edges of 4Qx and 3Qx outputs are aligned. The 2Q0, 2Q1, 1Q0, and 1Q1 outputs run , programmed to divide by four. 4Qx is programmed to divide by two. Note that the rising edges of the 4Qx and , selectable on the 3Qx and 4Qx outputs. These include inverted outputs and outputs that REF LOAD FB


Original
PDF PI6C39911 100ps 50-Ohm 32-pin packa39911 PI6C39911- PS8497I
2002 - Not Available

Abstract: No abstract text available
Text: (multiple of tU delay), Inverted (4Q0 and 4Q1 only with 4F0 = 4F1 = HIGH), and Divided (3Qx and 4Qx only in , 4F0 4F1 3F0 3F1 2F0 PI6C39911 FS 4Q0 4Q1 40 MHz 4Qx 20 MHz 3Q0 3Q1 80 MHz , waveform at these outputs. Note that the rising edges of 4Qx and 3Qx outputs are aligned. The 2Q0, 2Q1 , programmed to divide by four. 4Qx is programmed to divide by two. Note that the rising edges of the 4Qx and , selectable on the 3Qx and 4Qx outputs. These include inverted outputs and outputs that REF LOAD FB


Original
PDF PI6C39911 100ps 32-Pin PI6C39911- PI6C39911J PS8497D
SKE 4F

Abstract: 42TU IDT5V9950 AN-228 IDT5T995 IDT5T9950 IDT5V995
Text: and 3Q1 outputs are locked at 40MHz while 1Qx, 2Qx and 4Qx outputs run at 160MHz. The 1Qx, 2Qx and , 4Qx outputs are skewed by programming their select inputs accordingly (Refer to Table 4 for more , 13.33MHz. The FB input and 1Q0 output will then be twelve times 13.33MHz or 160MHz. The 2Qx, 3Qx and 4Qx , outputs are locked at 100MHz while 1Qx, 2Qx and 3Qx outputs run at 200MHz. The 1Qx, 2Qx and 4Qx outputs , frequency until 3Q0 and 3Q1 outputs are locked at 50MHz while 1Qx, 2Qx and 4Qx outputs run at 200MHz. The


Original
PDF AN-228 IDT5V995, IDT5V9950, IDT5T995/A, IDT5T9950/A SKE 4F 42TU IDT5V9950 AN-228 IDT5T995 IDT5T9950 IDT5V995
1999 - AN1076

Abstract: 3fx transistor CY7B9911 CY7B9911V CY7B991V
Text: 4Qx Document No. 001-23760 Rev. *A 3 [+] Feedback AN1076 A counter reset is available , their MID position and a clock applied to the REF input. If the 3Qx or 4Qx outputs are then selected for a divided function (3Fx = LOW, LOW, HIGH, HIGH or 4Fx = LOW, LOW) then the 4Qx or 3Qx outputs


Original
PDF AN1076 CY7B991/2) CY7B991V) CY7B9911) CY7B9911V) CY7B9910/20) CY7B991/10/11 CY7B991V/11V CY7B992/20 AN1076 3fx transistor CY7B9911 CY7B9911V CY7B991V
2008 - PI6C3991

Abstract: PI6C3991-2 PI6C3991-5
Text: 4F1 = HIGH), and Divided (3Qx and 4Qx only in Divide-by-2 or Divide-by-4 mode). 14. tDEV is the , . Note that the rising edges of 4Qx and 3Qx outputs are aligned. The 2Q0, 2Q1, 1Q0, and 1Q1 outputs run , divide by four. 4Qx is programmed to divide by two. Note that the rising edges of the 4Qx and 3Qx , selectable on the 3Qx and 4Qx outputs. These include inverted outputs and outputs that REF LOAD FB


Original
PDF PI6C3991 100ps PI6C3991 32-Pin PI6C3991- PS8450D PI6C3991-2 PI6C3991-5
1997 - ATMEL 536 8 pin IC

Abstract: AT8051 .35 micron gate array AT-19 ATF22LV10 ATL35 AT17LV65 AT17LV256 AT56K AT17C65
Text: No file text available


Original
PDF AT17C65 AT17C128 AT17C256 AT17LV65 AT17LV128 AT17LV256 ATL35 0K-2500K 35-Micron 28-Pin ATMEL 536 8 pin IC AT8051 .35 micron gate array AT-19 ATF22LV10 AT17LV65 AT17LV256 AT56K AT17C65
Supplyframe Tracking Pixel