The Datasheet Archive

AF02-5-ND Datasheets Context Search

Catalog Datasheet MFG & Type PDF Document Tags
2012 - Not Available

Abstract: No abstract text available
Text: No file text available


Original
PDF AF02-20G DO-415
M2D068-EC

Abstract: M2D068-DF M2D068-CF BA-06 M4D068-EC W2D250-CA02 M4S068-DF M2E 068-DF A4D200-AA04 300-BA01
Text: ,09 0,07 0,30 0,24 µF/VDB dB(A) -1, 5 / 400 1, 5 / 400 -67 70 65 69 51 55 52 53 Pa 140 140 200 200 70 100 60 80 °C 75 75 75 75 60 80 50 65 kg 1,7 1,4 1, 5 1,2 2 3 4 230/400 230 , 12, 5 2 73 ±3 58 4 73 ±3 4, 5 450 ±20 245 c ±3 33 ±3 1,25 9 6 80 6x 60 ° 7 , 0, 5 40 0,1 2 2 2 2 4 1 100 20 1 1 0 250 500 750 1000 [CFM] [m3/h] 60 Hz , -02 a 83 83 83 83 73 73 73 73 c 27 27 27 27 19 19 19 19 12, 5 2 a ±3 58 4 a ±3 4, 5 450 ±20


Original
PDF M2D068-CF 068-CA M4D068-CF M4S068-BF A4D350-AA06 350-AA06 S4D350-BA06 M2D068-EC M2D068-DF BA-06 M4D068-EC W2D250-CA02 M4S068-DF M2E 068-DF A4D200-AA04 300-BA01
Not Available

Abstract: No abstract text available
Text: Logic Products DESCRIPTION T h e 8 T 1 5 Dual Com m unications Line Driver provides line driving , age caused by accidental shorting to as high as + 2 5 V . TYPE 8T15 TYPICAL PROPAGATION DELAY 4ns TYPICAL SUPPLY CURRENT (TOTAL) ORDERING CODE PACKAGES Plastic DIP COMMERCIAL RANGE VCC = 5 V ± 5 % ; T , 5 853-0436 81495 Signetics Logic Products Product Specification Line Driver 8T15 , otherwise noted.) 8T + 15 -1 5 - 0 . 5 to + 5 . 5 - 0 . 5 to + V c c 0 to 70 PARAMETER V CC V ee UNIT


OCR Scan
PDF -232B 4jiiS-3000pF 200ns-20pF 2/iS-3000pF 25ns-20pF 3000pF 500pF 500mA 0-20kHz
A09 N03 smd

Abstract: W04 SMD W26 SMD G26 SMD p25 w02 smd w04 smd B07 P03 AE02 SMD W03 smd k24
Text: http://japan.renesas.com/inquiry 1. 2. 3. 4. 5 , CMOS 3.3 VI/O2. 5 V 352T-BGA µ PD98501N7-F6 352BGAH/Sp35×35 S14828JJ5V0DS005 , 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 AF AE AD , XXX_B S14828JJ5V0DS 5 µ PD98501 1.7 1. 1.7 1. 2PLL.7 1. 3USB PLL.8 1 , 8 S14828JJ5V0DS µ PD98501 1. 5 I/O SDCLK0, SDCLK1 AB04, AA03


Original
PDF PD98501 CPUMIPSTM64RISCVR4120ATMATM PD98501 S14767E MIPS64RISCVR4120A ATM32RISC IEEE802 3uIEEE802 A09 N03 smd W04 SMD W26 SMD G26 SMD p25 w02 smd w04 smd B07 P03 AE02 SMD W03 smd k24
T 3105 001

Abstract: N2364 1H21 b2x48 invc 303 AC03 nec STM-16 S3044 S3043 BA 2H22
Text: http://japan.renesas.com/inquiry 1. 2. 3. 4. 5 , 2 S14166JJ4V0UM 1 .16 2 .21 3 .43 4 .98 5 .140 6 JTAG .203 , M798.8 S14166JJ4V0UM 5 p. 38 2. 2. 7JTAG p. 41 2. 2. 11 p. 48, 49 , . 1 p. 93 3. 5 . 21 1 p. 94 3. 5 . 22 p. 96 3. 8 3, 4 p. 100 4-1 p. 102 , 5 . 27 3MDR3 p. 153 5 . 28 4MDR4 p. 155 5 . 210 6MDR6 p. 160 5 . 219PICR p. 198


Original
PDF PD98414 NEASCOT-P70TM) S14166JJ4V0UM00 S14166JJ4V0UM FAX044435-9608 T 3105 001 N2364 1H21 b2x48 invc 303 AC03 nec STM-16 S3044 S3043 BA 2H22
A09 N03 smd

Abstract: smd B07 P03 motorola ac08 SMD w04 SMD W03 W04 SMD SMD H24 B20 N03 w23 SMD SP353
Text: CMOS 3.3 VI/O2. 5 V 352T-BGA µ PD98501N7-F6 352BGAH/Sp35×35 S14828JJ5V0DS005 , 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 AF AE AD , XXX_B S14828JJ5V0DS 5 µ PD98501 1.7 1. 1.7 1. 2PLL.7 1. 3USB PLL.8 1 , 8 S14828JJ5V0DS µ PD98501 1. 5 I/O SDCLK0, SDCLK1 AB04, AA03 , µ PD98501 1. 7 11 I/O MIRCLK AE25 I MII2. 5 MHz/25 MHz MIMCLK


Original
PDF PD98501 CPUMIPSTM64RISCVR4120ATMATM PD98501 S14767E MIPS64RISCVR4120A ATM32RISC IEEE802 3uIEEE802 A09 N03 smd smd B07 P03 motorola ac08 SMD w04 SMD W03 W04 SMD SMD H24 B20 N03 w23 SMD SP353
S3044

Abstract: S3043 S14242JJ2V0DS00 IR202
Text: http://japan.renesas.com/inquiry 1. 2. 3. 4. 5 , AISPath RDI APS Signal LabelC2 J0/J1 16 64 2 ATM 3 5 JTAG (IEEE 1149.1) 0.35 m CMOS , LOSS OOFS LOFS LOPS LCDS LAISS PAISS LRDIS RPOHD RPOHAV 5 POUT[4:0] JCK JMS JDI , Others () 5 PD98414 Bottom View 352 BGAC/D 35×35 PD98414F2-RN1 51 60 50 76 , 220 130 8 300 7 350 6 30 4 280 290 210 3 200 100 110 120 5


Original
PDF PD98414 PD98414NEASCOT-P70TMATM STS-48c/SDH STM-16c PD98414 S14166J S14242JJ2V0DS NEASCOT-P70 S3044 S3043 S14242JJ2V0DS00 IR202
AC03 nec

Abstract: S3043 S3044 NEC AC08 S14242JJ2V0DS00 H02 H01
Text: AISPath RDI APS Signal LabelC2 J0/J1 16 64 2 ATM 3 5 JTAG (IEEE 1149.1) 0.35 m CMOS , LOSS OOFS LOFS LOPS LCDS LAISS PAISS LRDIS RPOHD RPOHAV 5 POUT[4:0] JCK JMS JDI , Others () 5 PD98414 Bottom View 352 BGAC/D 35×35 PD98414F2-RN1 51 60 50 76 , 220 130 8 300 7 350 6 30 4 280 290 210 3 200 100 110 120 5 , GND 4 D01 IC 47 AF22 GND 89 A13 GND 5 E01 RXPLD15 48 AF23


Original
PDF PD98414 PD98414NEASCOT-P70TMATM STS-48c/SDH STM-16c PD98414 S14166J STS-48c/ S14242JJ2V0DS00 AC03 nec S3043 S3044 NEC AC08 H02 H01
2003 - 253795

Abstract: D094 intel schematics
Text: . 66 5 Thermal Specifications , ) . 88 A.1.12 BPM[ 5 :0]# (I/O , ). 95 A.1.50 REQ[ 5 :0]# (I/O , . 64 DP Optimized Intel® Itanium® 2 Processor Datasheet 5 4-3 4-4 4-5 5-1 5-2 6-1 , 86 DP Optimized Intel® Itanium® 2 Processor Datasheet A-3 A- 5 A-4 A-6 A-7 A-8 A-9 A-10 A-11 A


Original
PDF
1999 - Conexant System G24

Abstract: MB-C04 W06 r25 HB-C06 G729 codec 340-PIN k56plus HB 8406 HBD15 ae09
Text: V.42 LAPM and MNP 2-4 error correction - V.42 bis and MNP 5 data compression - MNP 10ECTM enhanced , ) A_SCLK A_FSYNC A_RXDATA A_TXDATA A_TSAEN# CH B CUSTOMER SYSTEM CONTROLLER ADDRESS ( 5 , # DP_TEST# XYCNT A_TSAEN# A_DPRST# 20K A_PLLVDD A_PLLGND HOST BUS (HB) HBA[ 5 :1] SCLK , 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 AnyPortTM Multi-Service , Conexant 5 RL56CSMV/3 and RL56CSM/3 AnyPortTM Multi-Service Access Processor Table 2. RL56CSMV/3


Original
PDF RL56CSMV/3 RL56CSM/3 RL56CSM/3 SO990326 Conexant System G24 MB-C04 W06 r25 HB-C06 G729 codec 340-PIN k56plus HB 8406 HBD15 ae09
2003 - 250945

Abstract: intel schematics
Text: .4-4 4.2.2 Processor Bottom-Side 5 , ) . A-4 A.1.12 BPM[ 5 :0]# (I/O , ) . A- 5 A.1.16 CCL# (I/O , ). A-11 A.1.50 REQ[ 5 :0]# (I/O , ® Itanium® 2 Processor Datasheet A-3 A- 5 A-4 A-6 A-7 A-8 A-9 A-10 A-11 A-12 A-13 A-14 A-15 Special


Original
PDF
2004 - d089

Abstract: 253795 intel schematics
Text: . 70 5 Thermal Specifications , ) . 88 A.1.12 BPM[ 5 :0]# (I/O , ). 95 A.1.50 REQ[ 5 :0]# (I/O , . 64 DP Optimized Intel® Itanium® 2 Processor Datasheet 5 4-3 4-4 4-5 5-1 5-2 6-1 , 86 DP Optimized Intel® Itanium® 2 Processor Datasheet A-3 A-4 A- 5 A-6 A-7 A-8 A-9 A-10 A-11 A


Original
PDF
2000 - SH7709A

Abstract: MCS B21
Text: /PTF[3]/PINT[11] TCK/PTF[4]/PINT[12] TDI/PTF[ 5 ]/PINT[13] TMS/PTF[6]/PINT[14] TRST/PTF[7]/PINT[15] AUDATA[0]/PTG[0] VCC AUDATA[1]/PTG[1] VSS AUDATA[2]/PTG[2] AUDATA[3]/PTG[3] PTG[4] ASEBRKAK/PTG[ 5 ] ASEMD0/PTG[6] IOIS16/PTG[7] PTH[ 5 ]/ADTRG RESETM WAIT BREQ BACK TDO/PTE[0] RAS2U/PTE[1] RAS3U/PTE[2] CAS2H/PTE[3] CAS2L/PTE[6] DACK1/PTD[7] DACK0/PTD[ 5 ] CASHH/PTJ[ 5 ] CASHL/PTJ[4] VCCQ CASLH/CASU/PTJ[3] VSSQ CASLL/CASL/PTJ[2] RAS2L/PTJ[1] RAS3L/PTJ[0] CKE/PTK[ 5 ] STATUS0/PTJ[6] STATUS1/PTJ[7] TCLK/PTH[7


Original
PDF IOIS16/PTG SH7709A MCS B21
M40N0

Abstract: st BC03 19g27
Text: 4 P i n o u t and S ig n a l D e s c r i p t i o n s Sections 4.1 a nd 4.2 list a nd descr ibe t h e 21164 m ic ro pr oc ess or e x t e r n a l signals, a nd t h e i r ass oci ated pins. 4.1 , pin grid a r r a y (IPGA) design. Table 1 lists the 21164 s ig na l pins a nd t h e i r c o r r e s p , ) pins, a nd 101 g rou nd (Vss) pins. Table 1 Si gnal A l p h a b e t i c Si gnal Pin L i s t P GA Locat i on Si gnal PGA Locat i on Si gnal PGA Locat i on addr_bus_req_h addr_h< 5 > addr_h<8


OCR Scan
PDF
2000 - SH77

Abstract: MCS B21 AJ06 TBT 136 ag02
Text: ] TDI/PTF[ 5 ]/PINT[13] TMS/PTF[6]/PINT[14] TRST/PTF[7]/PINT[15] AUDATA[0]/PTG[0] VCC AUDATA[1]/PTG[1] VSS AUDATA[2]/PTG[2] AUDATA[3]/PTG[3] PTG[4] ASEBRKAK/PTG[ 5 ] ASEMD0/PTG[6] IOIS16/PTG[7] ADTRG/PTH[ 5 ] RESETM WAIT BREQ BACK TDO/PTE[0] RAS2U/PTE[1] RAS3U/PTE[2] CAS2H/PTE[3] CAS2L/PTE[6] DACK1/PTD[7] DACK0/PTD[ 5 ] CASHH/PTJ[ 5 ] CASHL/PTJ[4] VCCQ CASLH/CASU/PTJ[3] VSSQ CASLL/CASL/PTJ[2] RAS2L/PTJ[1] RAS3L/PTJ[0] CKE/PTK[ 5 ] STATUS0/PTJ[6] STATUS1/PTJ[7] TCLK/PTH[7] IRQOUT VSSQ CKIO VCCQ TxD0/SCPT[0] SCK0/SCPT[1] TxD1


Original
PDF SH7729. IOIS16/PTG SH77 MCS B21 AJ06 TBT 136 ag02
1993 - Not Available

Abstract: No abstract text available
Text: NC 2A 1B 2A 2B 3A 3B 4A 4B 2 3 3 12 4 11 5 10 6 9 7 8 VCC 4Y 4B 4A 3Y 3B 3A 4 3 2 1 20 19 18 5 17 6 16 7 15 8 14 9 10 , ) INPUTS 1 ≥1 1 5 4 6 NC – No internal connection 1Y 2Y 8 10 9 3Y , Publication 617-12. logic diagram (positive logic) 1A 1B 2A 2B 3A 3B 4A 4B 2 1 3 5 4 , mA to 5 mA Voltage range applied to any output in the high state . . . . . . . . . . . . . . . . . .


Original
PDF SN54F02, SN74F02 SDFS036A SN54F02 300-mil SN54F02 SN74F02
Not Available

Abstract: No abstract text available
Text: ], PWRGD, Intel® 4 5 0 N X PCIset 12-1 12. E lectrical C h ara cte ristics Table 12-1 : Signal , :0], VCCA[2:0], VREF[ 5 :0] 1 Note: 1. H C LK IN is e q u iva le n t to the P roce ssor BCLK , #, P(A,B)FRAME#, P(A,B)GNT[ 5 :0]#, P(A,B)IRDY#, P(A,B)LOCK#, P(A,B)PAR, P(A,B)PERR#, P(A,B)REQ( 5 :0)# , Signals CRES[1:0], VCCA, VREF[1:0] 12-2 Intel® 4 5 0 N X PCIset Notes 12.1 S ignal S pe , HCLKIN and system reset signals. Intel® 4 5 0 N X PCIset 12-3 12. E lectrical C h ara cte


OCR Scan
PDF
1987 - Not Available

Abstract: No abstract text available
Text: NC 2A 1B 2A 2B 3A 3B 4A 4B 2 3 3 12 4 11 5 10 6 9 7 8 VCC 4Y 4B 4A 3Y 3B 3A 4 3 2 1 20 19 18 5 17 6 16 7 15 8 14 9 10 , ) INPUTS 1 ≥1 1 5 4 6 NC – No internal connection 1Y 2Y 8 10 9 3Y , Publication 617-12. logic diagram (positive logic) 1A 1B 2A 2B 3A 3B 4A 4B 2 1 3 5 4 , mA to 5 mA Voltage range applied to any output in the high state . . . . . . . . . . . . . . . . . .


Original
PDF SN54F02, SN74F02 SDFS036A SN54F02 300-mil SN54F02 SN74F02
1993 - Not Available

Abstract: No abstract text available
Text: NC 2A 1B 2A 2B 3A 3B 4A 4B 2 3 3 12 4 11 5 10 6 9 7 8 VCC 4Y 4B 4A 3Y 3B 3A 4 3 2 1 20 19 18 5 17 6 16 7 15 8 14 9 10 , ) INPUTS 1 ≥1 1 5 4 6 NC – No internal connection 1Y 2Y 8 10 9 3Y , Publication 617-12. logic diagram (positive logic) 1A 1B 2A 2B 3A 3B 4A 4B 2 1 3 5 4 , mA to 5 mA Voltage range applied to any output in the high state . . . . . . . . . . . . . . . . . .


Original
PDF SN54F02, SN74F02 SDFS036A SN54F02 300-mil SN54F02 SN74F02
460 kHz Murata am filter

Abstract: sfz460a 7XNS-A7523DY TDA1572T S020 sfz455a a7518 TDA1572 radio av receiver schematic diagram 7XNS-A7521AIH
Text: IFI1 IF input 1 4 IFI2 IF input 2 5 DET detector 6 AF01 AF output 1 7 AGC1 AGC stage 1 8 AGC2 AGC , capacitor through a 1.5 kfi series resistor; ( 5 pulses, both polarities). 7110â2h 00ôlbb3 bai May 1992 , Maximum IF output voltage, inductive coupling to pin 1 (peak-to-peak value) V1-17(p-p) — 5 - V DC value , (SVRR = 20 log [V17/V-| 5 ]) SVRR — 55 dB Source voltage for switching diodes (6 x Vbe) (pin 15 , V_ 0,1 -—I I 1 I I_II_I I I I I 10 20 100 200 1000 2000 fm (Hz) Fig. 5 Total harmonic


OCR Scan
PDF TDA1572T TDA1572T befo65 7XNS-A7523DY 711002b 00fllb74 460 kHz Murata am filter sfz460a S020 sfz455a a7518 TDA1572 radio av receiver schematic diagram 7XNS-A7521AIH
2001 - SMD23

Abstract: SMD H03 A09 N03 smd SMD-27 AE08 T03 SMA smd B07 P03
Text: 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 AF AE AD AC AB AA Y W V U T R P N M L K J H G F , Sheet S14828EJ3V0DS 5 µPD98501 CONTENTS 1. PIN FUNCTIONS , µPD98501 ( 5 ) Flash ROM interface parameter T0 T1 T2 T3 FAT (=4) T4 T5 T6 , Load 50 pF Load 50 pF MIN. 10 4 5 0 5 0 50 25 10 15 15 MAX. Unit ns ns ns ns ns ns ns ns ns ns , Conditions Load 50 pF Load 50 pF Load 50 pF Load 50 pF Load 50 pF Load 50 pF Load 50 pF MIN. 10 4 5 0 5 0


Original
PDF PD98501 PD98501 64-bit VR4120A S14767E VR4120A SMD23 SMD H03 A09 N03 smd SMD-27 AE08 T03 SMA smd B07 P03
8 PIN SMD IC L02

Abstract: NEC AC08 smd h26 8 pin A09 N03 smd AC03 nec SMD23 SMD28 smd W04 73 w03 SMD SMD y25
Text: edition) Date Published August 2000 NS CP (K) Printed in Japan The mark 5 shows major revised points , ) µPD98501N7-F6 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 AF AE AD AC AB AA YW V , MI2RD0 MI2MD MI2RDV SMA4 SMA3 GND SMA2 IVDD MI2MCLK MI2RD3 MI2RD2 SMA1 EVDD SMA0 SDCKE1 GND IC-PDnR 5 IC-PDnR 5 GND IVDD GND SDCLK1 SDCS_B EVDD MITD1 MITD0 IVDD SDRAS_B SDCAS_B EVDD SDCLK0 GND MICRS MITD3 , Remark In this document, XXX_B stands for active low pin. Preliminary Data Sheet S14828EJ1V0DS00 5


Original
PDF PD98501 PD98501 64-bit VR4120ATM S14767E VR4120A 8 PIN SMD IC L02 NEC AC08 smd h26 8 pin A09 N03 smd AC03 nec SMD23 SMD28 smd W04 73 w03 SMD SMD y25
2002 - SMD CODE aa23

Abstract: smd k02 AC-06 SMD resistors K24 motorola ac08 L02 SMD AC05 nec
Text: 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 AF AE AD AC AB AA Y W V U T R P N M L K J H G F E D C B , Remark In this document, XXX_B stands for active low pin. Data Sheet S14828EJ4V0DS 5 µPD98501 , 18 Data Sheet S14828EJ4V0DS µPD98501 ( 5 ) SDRAM interface parameter SDCLK0 (output , Conditions Load 50 pF Load 50 pF Load 50 pF Load 50 pF Load 50 pF Load 50 pF Load 50 pF MIN. 10 4 5 0 5 0 , Load 50 pF MIN. 10 4 5 0 5 0 50 25 10 15 15 MAX. Unit ns ns ns ns ns ns ns ns ns ns ns Data


Original
PDF PD98501 PD98501 64-bit VR4120A S14767E VR4120A SMD CODE aa23 smd k02 AC-06 SMD resistors K24 motorola ac08 L02 SMD AC05 nec
2002 - Not Available

Abstract: No abstract text available
Text: 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 AF AE AD AC AB AA Y W V U T R P N M L K J H G F E , 5 µPD98501 CONTENTS 1. PIN FUNCTIONS , ( 5 ) SDRAM interface parameter SDCLK0 (output) tDSE0SK0 tDSE0SK0 SDCKE0 (output , UMRD_B tSUSLURD Load 50 pF 5 ns UMSL_B hold from UMRD_B tHUSLURD Load 50 pF 0 ns UMWR_B setup to UMRD_B tSUWRURD Load 50 pF 5 ns UMWR_B hold from UMRD_B


Original
PDF PD98501 PD98501 64-bit VR4120Aï S14767E 64-bit VR4120A
2002 - SMD Transistor W04

Abstract: transistor SMD w04 SMD Transistor W03 smd code W04 SMD Transistor Y23 W04 SMD SMD W03 SMD H24 SMD Transistors w04 SMD CODE aa23
Text: /inquiry. Notice 1. 2. 3. 4. 5 . 6. 7. All information included in this document is , ) µPD98501N7-F6 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 AF , , XXX_B stands for active low pin. Data Sheet S14828EJ5V0DS 5 µPD98501 CONTENTS 1. PIN , low level width tWLENM 4.0 × tCYSK0 ns 18 Data Sheet S14828EJ5V0DS µPD98501 ( 5 , tHUMAURD Load 50 pF 4 ns UMSL_B setup to UMRD_B tSUSLURD Load 50 pF 5 ns UMSL_B


Original
PDF
Supplyframe Tracking Pixel