The Datasheet Archive

ADIO0-ADIO15 Datasheets Context Search

Catalog Datasheet MFG & Type PDF Document Tags
2001 - PF536

Abstract: low cost eeprom programmer circuit diagram 80C51XA J1850 PSD4000 PSD4256G6 TQFP80 AD833 FLASHLINK
Text: ADIO0-ADIO15. 2. AS input ­ latches address on ADIO0-ADIO15 on the rising edge. 3. MCU I/O ­ standard output


Original
PDF PSD4000 16-bit TQFP80 PF536 low cost eeprom programmer circuit diagram 80C51XA J1850 PSD4256G6 TQFP80 AD833 FLASHLINK
2004 - max3843

Abstract: pc646
Text: on ADIO0-ADIO15 pins. I/O CMOS or Open Drain PD0 79 I/O CMOS or Open Drain AS input latches addresses on ADIO0-ADIO15 pins on the rising edge. Input to the PLDs. Transparent PLD input. PD1


Original
PDF PSD835G2V 64Kbit 64Kbyte) max3843 pc646
2009 - intel 80251

Abstract: LQFP80 J1850 AD10 80C51XA 80C51 80C31 80C251 68HC11 TQFP80 package
Text: following functions: I/O CMOS ALE/AS input latches addresses on ADIO0-ADIO15 pins. or Open AS input latches addresses on ADIO0-ADIO15 pins on the rising edge. Drain Input to the PLDs. Transparent PLD


Original
PDF PSD835G2 LQFP80 intel 80251 LQFP80 J1850 AD10 80C51XA 80C51 80C31 80C251 68HC11 TQFP80 package
2009 - 68HC11

Abstract: 80C251 80C31 80C51 80C51XA AD10 J1850 LQFP80 PSD835G2V
Text: : I/O CMOS ALE/AS input latches addresses on ADIO0-ADIO15 pins. or Open AS input latches addresses on ADIO0-ADIO15 pins on the rising edge. Drain Input to the PLDs. Transparent PLD input. 80 PD1 pin of


Original
PDF PSD835G2V LQFP80 68HC11 80C251 80C31 80C51 80C51XA AD10 J1850 LQFP80 PSD835G2V
MICROCONTROLLER 8031

Abstract: 999u
Text: defined by user configuration. Pin Name ADIO0-ADIO15 Pin Function Address/data bus Type I/O


OCR Scan
PDF 68HC11, 68HC16, 683XX, MICROCONTROLLER 8031 999u
2001 - 80C186

Abstract: ROM. In-system programming c167 c5794 psd4xx TQFP80 PSD4256G6V MC68HC16 80C51XA 80C196 PF536
Text: configured to have the following functions: 1. ALE/AS input ­ latches address on ADIO0-ADIO15. 2. AS input ­ latches address on ADIO0-ADIO15 on the rising edge. 3. MCU I/O ­ standard output or input port


Original
PDF PSD4256G6V 16-bit 80C186 ROM. In-system programming c167 c5794 psd4xx TQFP80 PSD4256G6V MC68HC16 80C51XA 80C196 PF536
2001 - AD0-AD15

Abstract: AD10 AD11 AD12 AD14 PSD4235G2 TQFP80 psd4xx
Text: latches address on ADIO0-ADIO15. 2. AS input ­ latches address on ADIO0-ADIO15 on the rising edge. 3


Original
PDF PSD4235G2 16-bit AD0-AD15 AD10 AD11 AD12 AD14 PSD4235G2 TQFP80 psd4xx
2001 - AD11

Abstract: AD12 AD14 PSD4235G2V TQFP80 AD0-AD15 AD10 psd4xx ROM. In-system programming c167
Text: ADIO0-ADIO15. 2. AS input ­ latches address on ADIO0-ADIO15 on the rising edge. 3. MCU I/O ­ standard output


Original
PDF PSD4235G2V 16-bit AD11 AD12 AD14 PSD4235G2V TQFP80 AD0-AD15 AD10 psd4xx ROM. In-system programming c167
2001 - AD0-AD15

Abstract: AD10 AD11 AD12 AD14 PSD4235G2 TQFP80 psd4xx
Text: ADIO0-ADIO15. 2. AS input ­ latches address on ADIO0-ADIO15 on the rising edge. 3. MCU I/O ­ standard output


Original
PDF PSD4235G2 16-bit AD0-AD15 AD10 AD11 AD12 AD14 PSD4235G2 TQFP80 psd4xx
2001 - PSD4235G2V

Abstract: mc68hc912 instruction set ma7189 AD12 AD14 AD11 TQFP80 psd4xx D1294 AD10
Text: latches address on ADIO0-ADIO15. 2. AS input ­ latches address on ADIO0-ADIO15 on the rising edge. 3


Original
PDF PSD4235G2V 16-bit PSD4235G2V mc68hc912 instruction set ma7189 AD12 AD14 AD11 TQFP80 psd4xx D1294 AD10
2001 - intel 80196 microcontroller

Abstract: No abstract text available
Text: address on ADIO0-ADIO15. 2. AS input ­ latches address on ADIO0-ADIO15 on the rising edge. 3. MCU I/O ­


Original
PDF PSD4256G6V 16-bit intel 80196 microcontroller
2009 - Not Available

Abstract: No abstract text available
Text: configured to have the following functions: I/O CMOS ALE/AS input latches addresses on ADIO0-ADIO15 pins. or Open AS input latches addresses on ADIO0-ADIO15 pins on the rising edge. Drain Input to the PLDs


Original
PDF PSD835G2 LQFP80
2007 - 68HC11

Abstract: 80C251 80C31 80C51 80C51XA AD10 J1850 PSD835G2V TQFP80
Text: ALE/AS input latches addresses on ADIO0-ADIO15 pins. CMOS AS input latches addresses on ADIO0-ADIO15


Original
PDF PSD835G2V TQFP80 68HC11 80C251 80C31 80C51 80C51XA AD10 J1850 PSD835G2V TQFP80
2004 - 80c164

Abstract: 80C186 TQFP80 PSD4256G6V MC68HC16 80C31 80C196 intel 80c196 INSTRUCTION SET 80C196 instruction set 80C167 Controller
Text: ADIO0-ADIO15 ; ­ AS input ­ latches address on ADIO0-ADIO15 on the rising edge; ­ MCU I/O ­ standard output or


Original
PDF PSD4256G6V 16-bit 64Kbyte) 80c164 80C186 TQFP80 PSD4256G6V MC68HC16 80C31 80C196 intel 80c196 INSTRUCTION SET 80C196 instruction set 80C167 Controller
2009 - 80C196 instruction set

Abstract: t6ue 80C51XA 80c164 motorola 68hc11 schematic programmer 80c196 application note memory space of 80196 fs1231 80C196 MC68331
Text: the following functions: ­ ALE/AS input ­ latches address on ADIO0-ADIO15 ; ­ AS input ­ latches address on ADIO0-ADIO15 on the rising edge; ­ MCU I/O ­ standard output or input port; and ­ Transparent


Original
PDF PSD4256G6V 16-bit 80C196 instruction set t6ue 80C51XA 80c164 motorola 68hc11 schematic programmer 80c196 application note memory space of 80196 fs1231 80C196 MC68331
2007 - 68HC11

Abstract: 80C251 80C31 80C51 80C51XA AD10 J1850 PSD835G2 TQFP80
Text: ADIO0-ADIO15 pins. CMOS AS input latches addresses on ADIO0-ADIO15 pins on the rising edge. or Open Drain


Original
PDF PSD835G2 TQFP80 68HC11 80C251 80C31 80C51 80C51XA AD10 J1850 PSD835G2 TQFP80
2009 - max3843

Abstract: O18t
Text: to have the following functions: I/O CMOS ALE/AS input latches addresses on ADIO0-ADIO15 pins. or Open AS input latches addresses on ADIO0-ADIO15 pins on the rising edge. Drain Input to the PLDs


Original
PDF PSD835G2V max3843 O18t
2004 - 80C51XA

Abstract: AD10 J1850 PSD835G2 TQFP80 68HC11 80C251 80C31 80C51
Text: functions: ALE/AS input latches addresses on ADIO0-ADIO15 pins. PD0 79 I/O CMOS or Open Drain AS input latches addresses on ADIO0-ADIO15 pins on the rising edge. Input to the PLDs. Transparent


Original
PDF PSD835G2 64Kbyte) 80C51XA AD10 J1850 PSD835G2 TQFP80 68HC11 80C251 80C31 80C51
2009 - intel 80c196 INSTRUCTION SET

Abstract: No abstract text available
Text: input ­ latches address on ADIO0-ADIO15 ; ­ AS input ­ latches address on ADIO0-ADIO15 on the rising edge


Original
PDF PSD4256G6V 16-bit intel 80c196 INSTRUCTION SET
2004 - 80196 MEMORY INTERFACE

Abstract: 80C196 instruction set TQFP80 PSD4235G2 MC68HC16 80C51XA 80C196 80C186 intel 80c196 INSTRUCTION SET m377
Text: ADIO0-ADIO15. 2. AS input - latches address on ADIO0-ADIO15 on the rising edge. 3. MCU I/O - standard output


Original
PDF PSD4235G2 16-bit 80196 MEMORY INTERFACE 80C196 instruction set TQFP80 PSD4235G2 MC68HC16 80C51XA 80C196 80C186 intel 80c196 INSTRUCTION SET m377
2002 - 80C167

Abstract: 80C186 80C196 80C31 MC68HC16 PSD4256G6V TQFP80 psd4xx
Text: following functions: 1. ALE/AS input ­ latches address on ADIO0-ADIO15. 2. AS input ­ latches address on ADIO0-ADIO15 on the rising edge. 3. MCU I/O ­ standard output or input port. 4. Transparent PLD input (can


Original
PDF PSD4256G6V 16-bit 16-bit 64Kbyte) 512Kbits 256Kbits 80C167 80C186 80C196 80C31 MC68HC16 PSD4256G6V TQFP80 psd4xx
2009 - ROM. In-system programming c167

Abstract: CT8129
Text: ADIO0-ADIO15. 2. AS input - latches address on ADIO0-ADIO15 on the rising edge. 3. MCU I/O - standard output or


Original
PDF PSD4235G2 16-bit ROM. In-system programming c167 CT8129
2003 - 80C167

Abstract: 80C196 68HC11 EVENT COUNTER 80c196 instruction psd4xx TQFP80 PSD4256G6V MC68HC16 80C31 80C186
Text: following functions: 1. ALE/AS input ­ latches address on ADIO0-ADIO15. 2. AS input ­ latches address on ADIO0-ADIO15 on the rising edge. 3. MCU I/O ­ standard output or input port. 4. Transparent PLD input (can


Original
PDF PSD4256G6V 16-bit 64Kbyte) 512Kbits TQFP80 80C167 80C196 68HC11 EVENT COUNTER 80c196 instruction psd4xx TQFP80 PSD4256G6V MC68HC16 80C31 80C186
2002 - HITACHI microcontroller H8S family

Abstract: No abstract text available
Text: /AS input ­ latches address on ADIO0-ADIO15. 2. AS input ­ latches address on ADIO0-ADIO15 on the


Original
PDF PSD4256G6V 16-bit 64Kbyte) 512Kbits 256Kbits HITACHI microcontroller H8S family
2004 - ROM. In-system programming c167

Abstract: PC646
Text: ADIO0-ADIO15. 2. AS input ­ latches address on ADIO0-ADIO15 on the rising edge. 3. MCU I/O ­ standard output or


Original
PDF PSD4256G6V 16-bit 64Kbyte) ROM. In-system programming c167 PC646
Supplyframe Tracking Pixel