The Datasheet Archive

Top Results (6)

Part Manufacturer Description Datasheet Download Buy Part
LTC6409IUDB#TRMPBF Linear Technology LTC6409 - 10GHz GBW, 1.1nV/√Hz Differential Amplifier/ADC Driver; Package: QFN; Pins: 10; Temperature Range: -40°C to 85°C
LTC6409IUDB#TRPBF Linear Technology LTC6409 - 10GHz GBW, 1.1nV/√Hz Differential Amplifier/ADC Driver; Package: QFN; Pins: 10; Temperature Range: -40°C to 85°C
LTC6409CUDB#TRMPBF Linear Technology LTC6409 - 10GHz GBW, 1.1nV/√Hz Differential Amplifier/ADC Driver; Package: QFN; Pins: 10; Temperature Range: 0°C to 70°C
LTC6409CUDB#PBF Linear Technology LTC6409 - 10GHz GBW, 1.1nV/√Hz Differential Amplifier/ADC Driver; Package: QFN; Pins: 10; Temperature Range: 0°C to 70°C
LTC6409HUDB#TRMPBF Linear Technology LTC6409 - 10GHz GBW, 1.1nV/√Hz Differential Amplifier/ADC Driver; Package: QFN; Pins: 10; Temperature Range: -40°C to 125°C
LTC6409IUDB#PBF Linear Technology LTC6409 - 10GHz GBW, 1.1nV/√Hz Differential Amplifier/ADC Driver; Package: QFN; Pins: 10; Temperature Range: -40°C to 85°C

ADC+10+Ghz Datasheets Context Search

Catalog Datasheet MFG & Type PDF Document Tags
2012 - Not Available

Abstract: No abstract text available
Text: v00.0812 1.0 Introduction Wideband data acquisition systems with multi-GHz bandwidth are , , few of them offer input bandwidth beyond a few GHz . In addition, maintenance of good sampling , rapidly degrading linearity above 1 or 2 GHz signal frequency. These limitations can be overcome using , bandwidth, and low noise. The HMC661LC4B, which offers 18 GHz input bandwidth and excellent broadband , Amplifier General Description Hittite’s HMC661LC4B is a single rank 18 GHz , Track-and-Hold Amplifier


Original
PDF HMC661LC4B HMC661LC4B.
1997 - EV8AQ160

Abstract: EV8AQ160CTPY marking AC9 P22-R22
Text: Four Cross Point Switch 2.5 GHz Differential Symmetrical Input Clock Required ADC Master Reset (LVDS , . Performance · · · · · Selectable 2.5 GHz , 1.5 GHz , 800 MHz or 600 MHz Full Power Input Bandwidth (­3 dB , Buffers DMUX 1:1 or 1:2 LVDS Buffers DMUX 1:1 or 1:2 LVDS Buffers DMUX 1:1 or 1:2 2.5 GHz clock , Circuit is common to all four ADCs. This block receives an external 2.5 GHz clock (maximum frequency) and , EV8AQ160 ­ In four-channel mode, the same 1.25 GHz clock is directed to all four ADC cores and T/H. ­ In


Original
PDF EV8AQ160 0846BS EV8AQ160 EV8AQ160CTPY marking AC9 P22-R22
2011 - HMC5640BLC4B

Abstract: No abstract text available
Text: PAGE 1 • APRIL 2011 www.mpdigest.com Hittite’s 18 GHz Ultra Wideband Track-and-Hold , offer enhanced sample rates, few of them offer input bandwidth beyond a few GHz . In addition , most current ADCs suffer rapidly degrading linearity above 1 or 2 GHz signal frequency. These , high linearity over a wide bandwidth. HMC5640BLC4B 18 GHz Ultra Wideband Track-andHold Amplifier offers Excellent Broadband Linearity • • • • 18 GHz Input Bandwidth (1 Vp-p Full Scale


Original
PDF HMC5640BLC4B HMC5640BLC4B
2012 - Not Available

Abstract: No abstract text available
Text: - 10 -15 -20 0 2 4 6 8 10 12 14 16 18 FREQUENCY ( GHz ) Figure 2 , .0812 60 50 40 30 0 2 4 6 8 10 12 FREQUENCY ( GHz ) Figure 3. Time Domain , , SFDR (dBc) v00.0812 60 50 40 30 0 2 4 6 8 10 12 FREQUENCY ( GHz , 4 6 8 10 12 FREQUENCY ( GHz ) Figure 7. Signal-to-Noise & SFDR vs. Signal Frequency , HMC661LC4B v00.0812 1.0 Introduction In high speed data conversion, a Track-and-Hold Amplifier


Original
PDF HMC661LC4B
1997 - EV8AQ160

Abstract: EBGA380 BLD-3 EV8AQ160CTPY BHD4N P22-R22 BH-D6 ALD3 BLD0 ald2 transistor
Text: Four Cross Point Switch 2.5 GHz Differential Symmetrical Input Clock Required ADC Master Reset (LVDS , Control (± 10 %) ­ Offset Control (±40 mV) ­ Phase Control (±15 ps Range) ­ Standby Mode (Full or Partial) ­ , . Performance · · · · Selectable 2 GHz , 1.5 GHz , 800 MHz or 600 MHz, Full Power Input Bandwidth (­3 dB) Band , Buffers DMUX 1:1 or 1:2 LVDS Buffers DMUX 1:1 or 1:2 LVDS Buffers DMUX 1:1 or 1:2 2.5 GHz clock , ADCs. This block receives an external 2.5 GHz clock (maximum frequency) and preferably a low jitter


Original
PDF EV8AQ160 0846CS EV8AQ160 EBGA380 BLD-3 EV8AQ160CTPY BHD4N P22-R22 BH-D6 ALD3 BLD0 ald2 transistor
Not Available

Abstract: No abstract text available
Text: Range DC-4.0 GHz DC-2.0 GHz Input Power (Watts Avg.) 10 20 PPT 515-30-4 PPR & PPT 51 5-30* DC-4.0 GHz DC-2.0 GHz 30 30 PPR & PPT 800-40-3 PPT 800-100A PPR & PPT 870-1 50-3* DC-4.0 GHz DC-2.0 GHz DC- 1.0 GHz 40 100 1 50 PPR & PPT 975-250-3 DC- 1.0 GHz 250 PPR & PPT , -4.0 GHz 1.10:1 —DC- 1.0 GHz 1.25:1 —1.0-2.0 GHz 1.20:1 —DC-40 GHz 1.10:1 —DC- 1.0 GHz 1.25:1 â , -4 GHz GENERAL INFORMATION These high power devices are designed to dissipate power in RFcircuits when


Original
PDF
1997 - EV10AQ190

Abstract: Marking D9N EBGA380 DIODE B4N marking aa5 transistor marking c3n EV10AQ190TPY-EB EVX10AQ190TPY
Text: -bit 1.25 -Gsps ADC core Gain T/ H 10 -bit 1.25 Gsps ADC core 2.5 GHz clock T/H Phase Offset , EV10AQ190 Low power QUAD 10 -bit 1.25 Gsps ADC Datasheet Summary Main Features · Quad ADC with 10 -bit Resolution using True e2v Single Core Technology ­ 1.25 Gsps Sampling Rate in Four-channel , Four-by-four Cross Point Switch Single 2.5 GHz Differential Symmetrical Input Clock 500 mVpp Analog Input , Settings) ­ Gain Control (± 10 %) ­ Offset Control (±40 mV) ­ Phase Control (±15 ps Range) ­ Standby Mode


Original
PDF EV10AQ190 10-bit 0952CS EV10AQ190 Marking D9N EBGA380 DIODE B4N marking aa5 transistor marking c3n EV10AQ190TPY-EB EVX10AQ190TPY
2010 - AN851

Abstract: No abstract text available
Text: 0.9 2R -2L 4R-4 L 3R3L 1.0 2.3 GHz 2.4 GHz WiBro 374 MHz IF ) . Rev. 0 | Page 2 , 06147-001 ADF4153 AN-851 25 cations Inc. 15 3 10 2 1 Digital Communi- 2.3 GHz 2.5 GHz WiMax 25 MHz 60 dB 150 MHz ~50 dB Digital Communications Inc. 10 0 2100 , : 781.461.3113 www.analog.com WiMax IF Cecile Masse 0 dBm 2.3 GHz 0 dBm 2.4 GHz 2.48 GHz (WCS) 2.36 GHz ISM 802.16 (IF) (OFDM) IEEE 802.16 10−6 (BER) 3 dB (WiBro) 1


Original
PDF AN-851 16-QAM-Â 64-QAM-Â 64-QAM AN-827. AN06147-0-6/06 AN851
1997 - EV10AQ190

Abstract: transistor b9n EVX10AQ190TPY dioda C5N EV10AQ190TPY-EB ncc7 a2n dioda H1 dioda DIODE A7N GHz ADC
Text: -bit 1.25 -Gsps ADC core Gain T/ H 10 -bit 1.25 Gsps ADC core 2.5 GHz clock T/H Phase Offset , EV10AQ190 Low power QUAD 10 -bit 1.25 Gsps ADC Datasheet Summary Main Features · Quad ADC with 10 -bit Resolution using True e2v Single Core Technology ­ 1.25 Gsps Sampling Rate in Four-channel , Four-by-four Cross Point Switch Single 2.5 GHz Differential Symmetrical Input Clock 500 mVpp Analog Input , Settings) ­ Gain Control (± 10 %) ­ Offset Control (±40 mV) ­ Phase Control (±15 ps Range) ­ Standby Mode


Original
PDF EV10AQ190 10-bit 0952BS EV10AQ190 transistor b9n EVX10AQ190TPY dioda C5N EV10AQ190TPY-EB ncc7 a2n dioda H1 dioda DIODE A7N GHz ADC
2006 - VARI-L VCO PLL

Abstract: VARIL PLL 8 bit ttl ADC PLL 2400 MHZ TSSOP-28 TQFP-64 LQFP-32 ADC12DL080 ADC12DL065 ADC10DL065
Text: -N PLL 0.2 ~ 3.0 GHz 1.0 ~ 5.0 GHz -219 dBc/Hz -219 dBc/Hz ­ ­ UTCSP-20, TSSOP , VCO ~ 1.0 GHz ­ -139 dBc/Hz at 900 kHz LLP-28 LMX2531 VCO 0.765 ~ 2.76 , ) ADC10065 10 - 65 3 68.4 80 -72 9.5 59 TSSOP-28 ADC10080 10 - 80 3 78.6 79 -75 9.5 59 TSSOP-28 ADC10DL065 10 - 65 3.3 360 80 -78 , ! LMH6550 ADC 400 W! LMH6551 ADC 370 NE NE NE W! 1.2 GHz 2


Original
PDF
FRS transceiver

Abstract: LYR170-641 LYR173-611 WiMAX RF Transceiver mimo LSP151-611 DM6446 SFF SDR Development cognitive radio LSP160-602 RF Transceiver mimo baseband processor simulink
Text: 1 GHz SFF SDR evaluation module · SX35 Virtex-4 FPGA (×1) · DM6446 DM SoC · 128MB SDRAM and , Selectable bandwidths: 5 MHz or 20 MHz · RF range: 0.2GHz to 1 GHz Small form factor SDR development , . 0.2­1.0 GHz range LYR173-611 Tunable, high-band RF module Add an RF module to your ADS (with , another RX channel for spectral analysis. 1.6­2.2 GHz range LYR173-612 2.5- GHz WiMAX RF module , : 3.3­3.8GHz range Virtex-4 FPGA RF module RX 3.5- GHz WiMAX RF module Add an RF module to your ADS


Original
PDF DM6446 128MB 125MSPS, 14-bit 14-bit, 16-bit, 500-MSPS TMS320DM6446 MSP430 FRS transceiver LYR170-641 LYR173-611 WiMAX RF Transceiver mimo LSP151-611 DM6446 SFF SDR Development cognitive radio LSP160-602 RF Transceiver mimo baseband processor simulink
2014 - Not Available

Abstract: No abstract text available
Text: 14-bit, 1.0 GSPS, ADC cores that shatter existing performance limitations in GHz bandwidth signal , €¢ SNR = 65.3 dBFS at 340 MHz (AIN = − 1.0 dBFS), 61.4 dBFS at 1 GHz • ENOB = 10.8 bits at 10 MHz â , of 79 dBc @ 1 GHz AIN, and 75 dBc @ 1.8 GHz AIN AD9680 Dual, 14-bit, 1.0 GSPS JESD204B ADC with , Wideband RF Signal Processing Solutions from ADI When GHz Signal Acquisition and Conversion Are , , probe, or transducer as is technically feasible. But even at low GHz analog input bandwidths, serious


Original
PDF BR12627-
RQW 130

Abstract: MRF911 case 317-01
Text: Product - f t = 5.0 GHz (Typ) @ f = 1.0 GHz · High Power Gain Grnax = 12.S dB (Typ) @ f - 1.0 GHz HIGH , r - 30 m Adc, V fiF « 10 Vdc, f - 1.0 GHz » Collector-Base Capacitance (V c b * 10 Vdc, lg - 0. f - , GHz ) (lc - 5.0 m Adc, V c e " 10 Vdc, f - 2.0 GHz ) Power Gain at Optim um Noise Figure (1C * 5.0 m Adc, V CE - 10 Vdc. f - 1.0 GHz ) d c - 5.0 mAdc, V c e * 10 Vdc, f « 2.0 GHz ) Maximum Available Power Gain (1) (1C 30 m Adc, V C£ - 10 Vdc. f - 1.0 GHz ) (1C " 30 m Adc, V CE " 10 Vdc, f - 2.0 GHz ) n f m


OCR Scan
PDF MRF911 RQW 130 MRF911 case 317-01
2014 - HMCAD1512

Abstract: No abstract text available
Text: -35 -40 Inhibit -45 XOR IN OCLK -50 0 2 4 6 8 10 FREQUENCY ( GHz , EVAL01-HMC9000 35 0 1 2 3 4 5 6 7 8 9 10 Fin ( GHz ) Data Converter , 1062/1520 SINGLE 105140 DUAL 105040 12-BIT 10 -BIT 5000 26000 1063 105180 , signal frequencies up to 18 GHz and sampling rates up to 4 GSPS. These devices have applications in , /40/50/65 MSPS Octal Channel 10 8 12/20/25/30 mW/ Channel 50 MSPS 40 MSPS 20 MSPS


Original
PDF ADC-0713 HMCAD1512
2010 - EV8AQ160

Abstract: EBGA380 phase control trigger A23 851 diode
Text: ­BDC­12/ 10 e2v semiconductors SAS 2010 EV8AQ160 · In one-channel mode, the in-phase 1.25 GHz clock is , Switching Performances Fc = 2.5 GHz (Continued) Symbol Test Level Min Typ Max Unit Notes 9 11 13 10 9 , 250 500 0% Rise Time 750 Fall Time 10 % 90% 100% Step Response (Fc = 2.5 GHz , DMUX 1:2 Mode, Fin = , THD (dB) 40 30 20 10 0 0 THD versus Input Frequency (Fc = 2.5 GHz ) Channel A Channel B Channel C , Figure 7-15. THD versus Power Supplies (Fc = 2.5 GHz , Fin = 100 MHz) 80 70 60 50 THD (dB) 40 30 20 10 0


Original
PDF EV8AQ160 0846I EV8AQ160 EBGA380 phase control trigger A23 851 diode
2009 - EV8AQ160

Abstract: 0846G EV8AQ160CTPY
Text: Switching Performances Fc = 2.5 GHz (Continued) Symbol Test Level Min Typ Max Unit Notes 9 11 13 10 9 , Step Response (Fc = 2.5 GHz , DMUX 1:2 Mode, Fin = 300 MHz) 100% 90% 10 % 0% 250 500 Rise , Figure 7-7. 80 70 60 50 THD (dB) 40 30 20 10 0 0 THD versus Input Frequency (Fc = 2.5 GHz ) Channel , . 80 70 60 50 SFDR (dB) 40 30 20 10 0 0 SFDR versus Input Frequency (Fc = 2.5 GHz ) Channel A , Supplies (Fc = 2.5 GHz , Fin = 100 MHz) 80 70 60 50 THD (dB) 40 30 20 10 0 Min Typ Power Supplies Max


Original
PDF EV8AQ160 0846G EV8AQ160 EV8AQ160CTPY
2007 - LQFP-32

Abstract: ADC0808 ADC78H90 ADC08D1000 ADC08B3000 ADC08500 ADC083000 ADC082500 ADC081500 verilog/ADC128S102
Text: 20073 GHz A/D .2-3 GHz A/D , D/A . 10 . 11 A/D : / 12-13 . 14 . 15 GHz A/D (MSPS) (MSPS) ( GHz ) (typ , New New * 8 A/D GHz A/D 8 ADC ADC 3GSPS ADC ADC GHz ADC · GHz ADC Xilinx Virtex 4 FPGA · · ­ Xilinx Vertex 4 Verilog ­ ADC Wavevision PC ·


Original
PDF ADC08500* ADC081000 ADC081500 ADC082500* ADC083000* OT-23 03-5639-7300www 570230-018-JP LQFP-32 ADC0808 ADC78H90 ADC08D1000 ADC08B3000 ADC08500 ADC083000 ADC082500 ADC081500 verilog/ADC128S102
2010 - EV8AQ160

Abstract: BAI 59 DIODE
Text: Switching Performances Fc = 2.5 GHz (Continued) Symbol Test Level Min Typ Max Unit Notes 9 11 13 10 9 , Step Response (Fc = 2.5 GHz , DMUX 1:2 Mode, Fin = 300 MHz) 100% 90% 10 % 0% 250 500 Rise , Figure 7-7. 80 70 60 50 THD (dB) 40 30 20 10 0 0 THD versus Input Frequency (Fc = 2.5 GHz ) Channel , . 80 70 60 50 SFDR (dB) 40 30 20 10 0 0 SFDR versus Input Frequency (Fc = 2.5 GHz ) Channel A , ­BDC­06/ 10 e2v semiconductors SAS 2010 EV8AQ160 Figure 7-14. SNR versus Power Supplies (Fc = 2.5 GHz


Original
PDF EV8AQ160 0846G EV8AQ160 BAI 59 DIODE
2008 - LIDAR radar

Abstract: ADC digital calibration time interleaved ADC083000 ADC08500 ADC08B3000 GHz ADC ADC08D1020 ADC08D1500 ADC08D500 LMH6702
Text: GHz Sampling Design Challenge 1 National Semiconductor Ghz Ultra High Speed ADCs Target , ADC083000 3 GHz BW DDR, SBI ADC08B3000 ADC08D1520 ADC08D1500 2 GHz BW DES, DDS, SPI SPEED 4K Buffer w/CMOS outputs ADC081500 ADC08D1020 ADC08D1000 2 GHz BW DES, DDR, SPI , . Total Jitter F u ll Sc a le In p u t F re q u e n c y (M H z ) 10 100 1000 10000 0.001 Jitter (ps) 169 MHz Input to ADC 0.010 t -Bi 16 t -Bi 14 0.100 t -Bi 12 t -Bi 10


Original
PDF ADC083000 ADC08B3000 ADC08D1520 ADC08D1500 ADC081500 ADC08D1020 ADC08D1000 ADC081000 ADC085eans ADC08Dxxxx LIDAR radar ADC digital calibration time interleaved ADC083000 ADC08500 ADC08B3000 GHz ADC ADC08D1020 ADC08D1500 ADC08D500 LMH6702
2012 - Not Available

Abstract: No abstract text available
Text: EV10AS150B High Linearity ADC 10 -bit 2.6 Gsps with 1:4 DMUX 5 GHz Full Power Bandwidth , GHz Full Power Input Bandwidth (–3 dB) ±0.5 dB Band Flatness from 10 MHz to 2.0 GHz Input VSWR = , AC Characteristics Full Power Input Bandwidth (–3 dB) 5 GHz Gain Flatness ( 10 MHz-1.7 GHz , Flatness (2.9 GHz -4.4 GHz ) • Systematic roll-off – 1.0 • AC gain variation ±0.3 Input , Gsps Fin = 1295 MHz @–1 dBFS 2.6Gsps Fin = 1.295 GHz -1dBFs 0 - 10 -20 Amplitude (dB) -30


Original
PDF EV10AS150B 10-bit EBGA317 1076Dâ
2014 - Not Available

Abstract: No abstract text available
Text: 15 Figure 3. Transfer Function at Frequencies from 500 MHz to 43.5 GHz 10 4 VOUT = Slope à , . Transfer Function and Error at 10 GHZ for Various Temperatures where: VOUT is the voltage on the VOUT pin. Slope is approximately 5.9 V/V rms at 10 GHz . VRFIN is the rms input voltage. Intercept is the , variation at 10 GHz and 40 GHz , respectively. 12625-004 CIRCUIT DESCRIPTION 0.01 –4 â , Various Temperatures at 1 GHz 25°C 70°C 0°C 25°C, ERROR 70°C, ERROR 0°C, ERROR 10 20


Original
PDF CN-0366 com/CN0366. ADL6010 AD7091R 12-Bit, ADL6010 ADL6010-EVALZ) AD7091R EVAL-AD7091RSDZ) CN12625-0-10/14
2009 - Not Available

Abstract: No abstract text available
Text: Crosspoint Switch 2.5 GHz Differential Symmetrical Input Clock Required ADC Master Reset (LVDS) Double , Pitch) Performance • Selectable Full Power Input Bandwidth (–3 dB) up to 2 GHz â , . Block Diagram Figure 1-1. Simplified Block Diagram LVDS Buffers 1:1 or 1:2 DMUX 2.5 GHz Clock , block receives an external 2.5 GHz clock (maximum frequency) and preferably a low jitter symmetrical , internal sampling clocks: • In four-channel mode, the same 1.25 GHz clock is directed to all four ADC


Original
PDF EV8AQ160 0846Dâ
2006 - 12GSPS

Abstract: VARI-L VCO PLL ADC10080 ADC10DL065 ADC12DL040 SIGNAL PATH designer ADC12QS065 ADC14L020 TQFP-64 TSSOP-28
Text: 5.0 GHz 0.2 3.0 GHz 0.5 2.6 GHz 0.5 2.6 GHz 0.2 2.5 GHz 1.0 GHz -219 dBc/Hz -219 dBc/Hz , ADC14L040 ADC 10 10 10 12 12 12 14 14 (MSPS) 65 80 65 40 65 65 20 40 (V , =100 4.4 400 1800 5.6 -72 / -85 @ 5 MHz, RL=100 3.4 370 6002 1.0 -65 / -63 @ 5MHz, RL , -14 SOIC-14, TSSOP-14 SC70-5, SOT23-5 1 2 Av = + 10 Av = +2 2 SIGNAL PATH designer , ) (fin) 8 ( 1GSPS 500MHz) Tj(rms) = 1 x (1/(2 (8+1) x x 500 x 10


Original
PDF ADC10065 ADC10080 ADC10DL065 ADC12DL040 ADC12DL065 ADC12QS065 ADC14L020 ADC14L040 570088-003-JP 12GSPS VARI-L VCO PLL ADC10080 ADC10DL065 ADC12DL040 SIGNAL PATH designer ADC12QS065 ADC14L020 TQFP-64 TSSOP-28
Not Available

Abstract: No abstract text available
Text: , high-gain signal am plification at frequencies to 1.0 GHz . · . · High Gain - G pe = 15 dB Typ @ f = 500 MHz , 14 m Adc, V q e = 10 Vdc, f = 0.5 GHz ) C o lle c to r-B a s e C a pacitance (V q b - 10 Vdc, I e = 0. f = 1 0 M Hz) Noise Figure (I q = 2.0 m Adc, V CE - 10 Vdc, f = 0.5 GHz ) (I q = 2.0 m Adc, V q e = 10 Vdc, f = 1.0 GHz ) C o m m o n -E m itte r A m plifier Power G ain 0C = 2.0 m Adc, V q e = 10 Vdc, f = 0.5 G Hz) {I q = 2.0 m Adc, V q e = 10 Vdc, f = 1.0 G Hz) »T - 4.5 - GHz C cb NF _ _


OCR Scan
PDF MMBR920LT1
2009 - DC1287

Abstract: 8644B DC890 DC890B LTC2208 LTC6416 TCM4-19
Text: DEMO CIRCUIT DC1257B DEMO CIRCUIT DC1287 QUICK START GUIDE QUICK START GUIDE LTC6416 2 GHZ LOW NOISE DIFFERENTIAL 16-BIT ADC BUFFER LTC6416 2 GHz Low Noise Differential 16-Bit ADC Buffer DESCRIPTION Demonstration circuit DC1257B features the LTC6416, a 2 GHz Low Noise Differential 16-Bit ADC , ADC amplifier to 1.0 JP2 (RAND) JP3 (SHDN ADC) JP4 (DITH) ADC Digital Output Randomization , DC1287 QUICK START GUIDE LTC6416 2 GHZ LOW NOISE DIFFERENTIAL 16-BIT ADC BUFFER Apply Power to the


Original
PDF DC1257B DC1287 LTC6416 16-BIT LTC6416 DC1257B LTC6416, 16-Bit LTC2208, 8644B DC890 DC890B LTC2208 TCM4-19
Supplyframe Tracking Pixel