The Datasheet Archive

Top Results (6)

Part Manufacturer Description Datasheet Download Buy Part
ISL36411DRZ-T7 Intersil Corporation Quad Lane Extender; QFN46; Temp Range: 0° to 70°
QLX4300SIQSR Intersil Corporation Quad Lane Extender; QFN46; Temp Range: 0° to 70°
QLX4270RIQT7 Intersil Corporation DisplayPort Lane Extender; QFN46; Temp Range: 0° to 70°
QLX4300SIQT7 Intersil Corporation Quad Lane Extender; QFN46; Temp Range: 0° to 70°
ISL35111DRZ-TS Intersil Corporation 11.1Gb/s Driver; QFN16; Temp Range: 0° to 70°
ISL35411DRZ-TS Intersil Corporation Quad Driver; QFN46; Temp Range: 0° to 70°
SF Impression Pixel

Search Stock (1)

  You can filter table by choosing multiple options from dropdownShowing 1 results of 1
Part Manufacturer Supplier Stock Best Price Price Each Buy Part
AAT3680IKS-8.4-T1 Advanced AnalogicTech New Advantage Corporation 300 - -

No Results Found

Show More

AAT3680IKS-8.4-T1 datasheet (1)

Part Manufacturer Description Type PDF
AAT3680IKS-8.4-T1 AnalogicTech Lithium-Ion Linear Battery Charge Controller Original PDF

AAT3680IKS-8.4-T1 Datasheets Context Search

Catalog Datasheet MFG & Type PDF Document Tags
zetex fzt788b

Abstract: THERMISTOR NTC R200F 12v 50 A battery controller schematic LL5817 10JS001 RFD10P03L AAT3680 thermistor PTC T2x TRANSISTOR
Text: Package Marking Part Number (Tape and Reel) MSOP-8 4.1V AAT3680IKS-4.1- T1 MSOP-8 4.2V AAT3680IKS-4.2- T1 MSOP-8 8.2V AAT3680IKS-8.2- T1 MSOP-8 8.4V AAT3680IKS-8.4-T1 TSOPJW , TSOPJW-12 8.4V AAT3680ITP- 8.4-T1 Package Information MSOP8 4° ± 4° 4.90 ± 0.10 3.00 ± , note 1 TA = 25°C AAT3680- 8.4 see note 1 VIN = 5.5V, VCH = 4.1V, VCH = 4.2V VIN = 12V, VCH = 8.2V, VCH = 8.4V AAT3680-4.1 AAT3680-4.2 AAT3680-8.2 AAT3680- 8.4 V = 4.1V, VCH = 4.2V T2X floating CH


Original
PDF AAT3680 AAT3680 TSOPJW-12 zetex fzt788b THERMISTOR NTC R200F 12v 50 A battery controller schematic LL5817 10JS001 RFD10P03L thermistor PTC T2x TRANSISTOR
F2T968

Abstract: charging lithium ic FZT788B AAT3680 FZT968 PRPN031PAEN RFD10P03L T2x TRANSISTOR
Text: -8 4.2V ESXYY AAT3680IKS-4.2- T1 MSOP-8 8.4V KPXYY AAT3680IKS-8.4-T1 TSOPJW-12 4.2V ESXYY AAT3680ITP-4.2- T1 TSOPJW-12 8.4V AAT3680ITP- 8.4-T1 Note: Sample stock is generally , °C AAT3680- 8.4 See note 1 VIN = 5.5V, VCH = 4.1V, VCH = 4.2V VIN = 12V, VCH = 8.2V, VCH = 8.4V AAT3680-4.1 AAT3680-4.2 AAT3680-8.2 AAT3680- 8.4 V = 4.1V, VCH = 4.2V T2X floating CH VCH = 8.2V, VCH = 8.4V T2X


Original
PDF AAT3680 AAT3680 F2T968 charging lithium ic FZT788B FZT968 PRPN031PAEN RFD10P03L T2x TRANSISTOR
PTC murata thermistor

Abstract: PTC Thermistor MURATA B34DLA 12v 100 amp battery charging circuit GRM42-6X5R diode marking b34dla RFD10P03L PRPN031PAEN FZT968 FZT788B
Text: AAT3680IKS-4.2- T1 MSOP-8 8.4V KPXYY AAT3680IKS-8.4-T1 TSOPJW-12 4.2V ESXYY AAT3680ITP-4.2- T1 TSOPJW-12 8.4V AAT3680ITP- 8.4-T1 Note: Sample stock is generally held on all part numbers listed , °C AAT3680- 8.4 see note 1 VIN = 5.5V, VCH = 4.1V, VCH = 4.2V VIN = 12V, VCH = 8.2V, VCH = 8.4V AAT3680-4.1 AAT3680-4.2 AAT3680-8.2 AAT3680- 8.4 V = 4.1V, VCH = 4.2V T2X floating CH VCH = 8.2V, VCH = 8.4V T2X


Original
PDF AAT3680 AAT3680 PTC murata thermistor PTC Thermistor MURATA B34DLA 12v 100 amp battery charging circuit GRM42-6X5R diode marking b34dla RFD10P03L PRPN031PAEN FZT968 FZT788B
thermistor PTC

Abstract: murata make thermistor F2T968 Lithium polymer AAT3680 FZT788B FZT968 PRPN031PAEN RFD10P03L
Text: -6X5R106K16 MSOP-8 1206 SMA AnalogicTech Various Diodes Inc. AAT3680IKS-4.2- T1 SOT223 Zetex , Reel)2 MSOP-8 4.2V ESXYY AAT3680IKS-4.2- T1 TSOPJW-12 4.2V ESXYY AAT3680ITP-4.2- T1


Original
PDF AAT3680 AAT3680 thermistor PTC murata make thermistor F2T968 Lithium polymer FZT788B FZT968 PRPN031PAEN RFD10P03L
2000 - E3 multiplex demultiplex

Abstract: telecom bus PM8316 PM8315 TEMUX-84 DS3 multiplex demultiplex
Text: PM8316 TEMUX- 84 PRELIMINARY TECHNICAL OVERVIEW PMC-2001716 ISSUE 1 HIGH DENSITY 84 T1 /63 , 84 T1 /63 E1 FRAMER WITH INTEGRATED VT/TU MAPPERS AND M13 MULTIPLEXERS TECHNICAL OVERVIEW , 1 HIGH DENSITY 84 T1 /63 E1 FRAMER WITH INTEGRATED VT/TU MAPPERS AND M13 MULTIPLEXERS CONTENTS , -2001716 ISSUE 1 HIGH DENSITY 84 T1 /63 E1 FRAMER WITH INTEGRATED VT/TU MAPPERS AND M13 MULTIPLEXERS LIST , -2001716 ISSUE 1 HIGH DENSITY 84 T1 /63 E1 FRAMER WITH INTEGRATED VT/TU MAPPERS AND M13 MULTIPLEXERS LIST


Original
PDF PM8316 TEMUX-84 PMC-2001716 T1/63 PM8316 E3 multiplex demultiplex telecom bus PM8315 TEMUX-84 DS3 multiplex demultiplex
2000 - Not Available

Abstract: No abstract text available
Text: PRELIMINARY DATASHEET PMC-1991437 ISSUE 3 PM8316 TEMUX- 84 HIGH DENSITY 84 T1 /63 E1 FRAMER WITH INTEGRATED VT/TU MAPPERS AND M13 MULTIPLEXERS PM8316 TEMUX- 84 HIGH DENSITY 84 T1 /63 E1 , ' INTERNAL USE PRELIMINARY DATASHEET PMC-1991437 ISSUE 3 PM8316 TEMUX- 84 HIGH DENSITY 84 T1 /63 E1 , PRELIMINARY DATASHEET PMC-1991437 ISSUE 3 PM8316 TEMUX- 84 HIGH DENSITY 84 T1 /63 E1 FRAMER WITH , DATASHEET PMC-1991437 ISSUE 3 PM8316 TEMUX- 84 HIGH DENSITY 84 T1 /63 E1 FRAMER WITH INTEGRATED VT/TU


Original
PDF PMC-1991437 PM8316 TEMUX-84 T1/63 PM8316
2001 - plx vhdl code

Abstract: xc95144xl sdram PM8516 PMC-2002050 PLXPCI9030 PM8316 PM7342 PM7341 PM7340 PM7326
Text: Convergence (TC) layer functions. The PM7341 S/UNI-IMA- 84 supports an industry leading 84 T1 or 63 E1 links , 50 MHz 16 bit UTOPIA L2 S/UNI-IMA- 84 · · · · 84 T1 / 63 E1 or 3 DS3 ATM UNI via SBI , Clock and Data interface mode. In SBI mode, the S/UNI-IMA- 84 supports up to 84 T1 , 63 E1 or 3 DS3 , support either IMA 1.1, backward compatible IMA 1.0 or ATM over T1 /E1. In SBI mode, the S/UNI-IMA- 84 , , the S/UNI-IMA- 84 supports 32 independent T1 , E1, G.SHDSL or unchannelized links. All links are


Original
PDF PM7341, PM7342, PM7340 S/UNI-IMA-84, S/UNI-IMA-32, PMC-2000167 PMC-1991415 plx vhdl code xc95144xl sdram PM8516 PMC-2002050 PLXPCI9030 PM8316 PM7342 PM7341 PM7340 PM7326
2001 - TsE 151

Abstract: PM5342 PM7324 PM7384 PM8316 TEMUX-84
Text: PM8316 TEMUX- 84 Preliminary High Density 84 -Channel T1 /E1/J1 Framer with Integrated VT/TU Mappers and M13 FEATURES The PM8316 TEMUX- 84 is a 155 Mbit/s multi-channel T1 /E1 Framer with integrated VT/TU Mappers and M13 Multiplexers. · This monolithic device integrates: · 84 T1 framers · 63 , © Copyright PMC-Sierra, Inc. 2001 Preliminary PM8316 TEMUX- 84 High Density 84 -Channel T1 /E1/J1 Framer , DS3 multiplexed T1 streams, SONET/SDH mapped T1 streams or SONET/SDH mapped E1 streams · Each SPE


Original
PDF PM8316 TEMUX-84 84-Channel PM8316 TEMUX-84 5/VT2/TU11/TU12 PMC-2001514 TEMUX-84, SPECTRA4x155, SPECTRA-2488, TsE 151 PM5342 PM7324 PM7384
2000 - telecom bus

Abstract: 21XH PM5316 PM7324 PM7326 PM7384 PM8316 TEMUX-84
Text: PM8316 TEMUX- 84 Preliminary High Density 84 -Channel T1 /E1/J1 Framer with Integrated VT/TU Mappers and M13 FEATURES The PM8316 TEMUX- 84 is a 155 Mbit/s multi-channel T1 /E1 Framer with integrated VT/TU Mappers and M13 Multiplexers. · This monolithic device integrates: · 84 T1 framers · 63 , ) operation. BLOCK DIAGRAM Telecom Bus (19.44/77.76 MHz) 84 T1 /J1 or 63 E1 timesliced framer , PMC-Sierra, Inc. 2000 Preliminary PM8316 TEMUX- 84 High Density 84 -Channel T1 /E1/J1 Framer with


Original
PDF PM8316 TEMUX-84 84-Channel PM8316 TEMUX-84 5/VT2/TU11/TU12 PM5310 PM7384 FREEDM84A672 telecom bus 21XH PM5316 PM7324 PM7326 PM7384
2001 - PLXPCI9030

Abstract: PM8316 PCI9030 PM5342 SPECTRA-155 Programmers Reference plx vhdl code PM7342 PM7341 PM7340 PM7326 xc95144xl sdram
Text: Convergence (TC) layer functions. The PM7341 S/UNI-IMA- 84 supports an industry leading 84 T1 or 63 E1 links , 50 MHz 16 bit UTOPIA L2 S/UNI-IMA- 84 · · · · 84 T1 / 63 E1 or 3 DS3 ATM UNI via SBI , Clock and Data interface mode. In SBI mode, the S/UNI-IMA- 84 supports up to 84 T1 , 63 E1 or 3 DS3 , support either IMA 1.1, backward compatible IMA 1.0 or ATM over T1 /E1. In SBI mode, the S/UNI-IMA- 84 , , the S/UNI-IMA- 84 supports 32 independent T1 , E1, G.SHDSL or unchannelized links. All links are


Original
PDF PM7341, PM7342, PM7340 S/UNI-IMA-84, S/UNI-IMA-32, 12-Port 12-channel PLXPCI9030 PM8316 PCI9030 PM5342 SPECTRA-155 Programmers Reference plx vhdl code PM7342 PM7341 PM7340 PM7326 xc95144xl sdram
2003 - PM8316-PI

Abstract: sbi06 0x052B PM8316 TEMUX-84 register PM8316 PM73122 Transistor Substitution Data Book 1993 TDA 6200 circuit board TDA 5301 hdlc framing
Text: PM8316 TEMUX 84 RELEASED DATA SHEET ISSUE 8 HIGH DENSITY T1 /E1 FRAMER WITH INTEGRATED VT , .415.6000 PM8316 TEMUX 84 RELEASED DATA SHEET ISSUE 8 HIGH DENSITY T1 /E1 FRAMER WITH INTEGRATED , .415.6000 PM8316 TEMUX 84 RELEASED DATA SHEET ISSUE 8 HIGH DENSITY T1 /E1 FRAMER WITH INTEGRATED , ' INTERNAL USE ii PM8316 TEMUX 84 RELEASED DATA SHEET ISSUE 8 HIGH DENSITY T1 /E1 FRAMER WITH , PM8316 TEMUX 84 RELEASED DATA SHEET ISSUE 8 HIGH DENSITY T1 /E1 FRAMER WITH INTEGRATED VT/TU


Original
PDF PM8316 PMC-1991437 PM8316 PMC-991191 PM8316-PI sbi06 0x052B PM8316 TEMUX-84 register PM73122 Transistor Substitution Data Book 1993 TDA 6200 circuit board TDA 5301 hdlc framing
2006 - LR 4100 RELAY

Abstract: PM8316PGI 315-B PM8316-PGI
Text: egress T1 or E1 signals are routed to the T1 or E1 framers co n New: Figure 2 TEMUX 84 Block , mapper/demapper in TEMUX 84 operates in AU3 mode only. Note added that a mix of T1 /E1s mapped into SDH , RELEASED DATA SHEET PMC-1991437 ISSUE 9 PM8316 TEMUX 84 included. º In the " T1 Bit Oriented Code , DS3 M13 Multiplexer with ingress or egress per link monitoring. nt T ea · Up to 84 T1 , . m of · Up to 84 T1 streams M13 multiplexed into three serial DS3 streams. Pa Three


Original
PDF PMC-1991437 PM8316 PM8316 PMC-1991437 PMC-1991191 LR 4100 RELAY PM8316PGI 315-B PM8316-PGI
2003 - Not Available

Abstract: No abstract text available
Text: PM8316 TEMUX 84 RELEASED DATA SHEET ISSUE 8 HIGH DENSITY T1 /E1 FRAMER WITH INTEGRATED VT , 4V7 604 .415.6000 PM8316 TEMUX 84 RELEASED DATA SHEET ISSUE 8 HIGH DENSITY T1 /E1 FRAMER , New: Figure 2 TEMUX 84 Block Diagram Tu Change to Section 6: In this configuration the T1 and E1 , i PM8316 TEMUX 84 RELEASED DATA SHEET ISSUE 8 HIGH DENSITY T1 /E1 FRAMER WITH INTEGRATED , PM8316 TEMUX 84 RELEASED DATA SHEET ISSUE 8 HIGH DENSITY T1 /E1 FRAMER WITH INTEGRATED VT/TU


Original
PDF PM8316 PMC-1991437 PM8316 PMC-991191
3 PHASE CONTROL RELAY, DWR2

Abstract: dwrs2 dwr2 IEC 158-1 IEC 255-3 EI TRANSFORMER specification 82 AC 12 I T1
Text: or not to activate the fault memorisation function, and set the threshold crossing delay T1 and the , output relay changes state at the end of time delay T1 . It returns instantly to the initial state when , control with memory. The output relay changes state at the end of time delay T1 and remains latched in , delay on upward crossing of threshold T1 provides immunity to transients and other interference , threshold T1 provides immunity to random dips, thereby preventing spurious triggering of the output relay


Original
PDF
2002 - OPTIONS10

Abstract: No abstract text available
Text: PM8316 TEMUX- 84 RELEASED DATA SHEET PMC-1991437 ISSUE 7 HIGH DENSITY T1 /E1 FRAMER WITH INTEGRATED VT/TU MAPPER AND M13 MUX PM8316 TEMUX- 84 HIGH DENSITY T1 /E1 FRAMER WITH INTEGRATED VT/TU , New: Figure 2 TEMUX- 84 Block Diagram Change to Section 6: In this configuration the T1 and E1 , i PM8316 TEMUX- 84 RELEASED DATA SHEET PMC-1991437 ISSUE 7 HIGH DENSITY T1 /E1 FRAMER , €™ INTERNAL USE ii PM8316 TEMUX- 84 RELEASED DATA SHEET PMC-1991437 ISSUE 7 HIGH DENSITY T1 /E1


Original
PDF PM8316 TEMUX-84 PMC-1991437 PM8316 PMC-991191 OPTIONS10
2001 - JAT84

Abstract: vt151 PM8316-PI SDH inteface E1 HDLC 3309 1993 TEMUX-84 PM8316 MX23 MX12 E3 multiplex demultiplex
Text: PM8316 TEMUX- 84 PRELIMINARY DATASHEET PMC-1991437 ISSUE 4 HIGH DENSITY T1 /E1 FRAMER WITH INTEGRATED VT/TU MAPPER AND M13 MUX PM8316 TEMUX- 84 HIGH DENSITY T1 /E1 FRAMER WITH INTEGRATED VT/TU , . 78 9.5 T1 /E1 PERFORMANCE MONITORING. 84 9.6 T1 /E1 , CONFIDENTIAL i PM8316 TEMUX- 84 PRELIMINARY DATASHEET PMC-1991437 ISSUE 4 HIGH DENSITY T1 /E1 , ii PM8316 TEMUX- 84 PRELIMINARY DATASHEET PMC-1991437 ISSUE 4 HIGH DENSITY T1 /E1 FRAMER


Original
PDF PM8316 TEMUX-84 PMC-1991437 PM8316 PMC-991191 JAT84 vt151 PM8316-PI SDH inteface E1 HDLC 3309 1993 TEMUX-84 MX23 MX12 E3 multiplex demultiplex
din mount

Abstract: 84871044 26852304 84871034 crouzet TIMER EI 304 24 V AC Transformer SPDT DIN rail relay 84871033
Text: change state at the end of time delay T1 . It returns to the initial state instantly when the current , changes status at the end of time period T1 and remains locked in this position. To reset the memory , delay T2 prevents current peaks due to motor starting. The delay on upward crossing of threshold T1 , troughs. The delay on downward crossing of threshold T1 provides immunity to random dips, thereby , Controlled current Hysteresis Threshold I Hysteresis T2 T1 T2 T1 T2 UPPER function


Original
PDF 500mA) din mount 84871044 26852304 84871034 crouzet TIMER EI 304 24 V AC Transformer SPDT DIN rail relay 84871033
ei 14 transformer

Abstract: No abstract text available
Text: change state at the end of time delay T1 . It returns to the initial state instantly when the current , changes status at the end of time period T1 and remains locked in this position. To reset the memory , delay T2 prevents current peaks due to motor starting. The delay on upward crossing of threshold T1 , troughs. The delay on downward crossing of threshold T1 provides immunity to random dips, thereby , Controlled current Hysteresis Threshold I Hysteresis T2 T1 T2 T1 T2 UPPER function


Original
PDF
2001 - 0x052B

Abstract: MX12 MX23 PM8316 TEMUX-84
Text: PM8316 TM TEMUX- 84 TEMUX- 84 HIGH DENSITY T1 /E1 FRAMER WITH INTEGRATED VT/TU MAPPER AND , PM8316 TEMUX- 84 PRELIMINARY DATASHEET PMC-1991437 ISSUE 5 HIGH DENSITY T1 /E1 FRAMER WITH , : Figure 2 TEMUX- 84 Block Diagram Change to Section 6: In this configuration the T1 and E1 transmit , CONFIDENTIAL vi PM8316 TEMUX- 84 PRELIMINARY DATASHEET PMC-1991437 ISSUE 5 HIGH DENSITY T1 /E1 , PM8316 TEMUX- 84 PRELIMINARY DATASHEET PMC-1991437 ISSUE 5 HIGH DENSITY T1 /E1 FRAMER WITH


Original
PDF PM8316 TEMUX-84 PM8316 PMC-1991437 PMC-1991191 PMC-1991437 PMC-991191 0x052B MX12 MX23 TEMUX-84
2002 - ML60851D

Abstract: FJDL60851D-05 FJDL60851D-07
Text: EndPoint1 FIFO A7:A0 T1 T6 T2 -CS T3 T5 -RD T4 AD7:AD0 Valid 71/ 84 , EndPoint1 FIFO AD7:AD0 Address T1 Data Out T2 T4 -CS T3 ALE T6 T5 -RD 72/ 84 , EndPoint1 FIFO AD7:AD0 Address T1 Data In T2 T4 -CS T3 ALE T6 T5 -WR 74/ 84 , 1/ 84 FJDL60851D-07 OKI ML60851D FIFO EP0 EP1 FIFO 8 8 64x2 IN/OUT EP2 64 IN/OUT EP3 8 DMA EP1 EP2 2/ 84 FJDL60851D


Original
PDF FJDL60851D-07 ML60851D ML60851D Full-speed12Mbps EP164 EP264 48MHz QFP/TQFP56 FJDL60851D-05 FJDL60851D-07
2002 - 10H16

Abstract: EP164
Text: A7:A0 T1 (aw) T7 CS T1 (ac) T6 T2 WR T3 T4 T5 AD7:AD0 Data In 73/ 84 , DREQ T1 DACK T4 T6 T3 T2 RD T5 Dout Data Out 75/ 84 FJDL60851D , A7:A0 DREQ T1 CS T3 T5 T2 RD T4 Dout Data Out 76/ 84 , T1 CS T2 T5 RD T3 Dout T4 78/ 84 FJDL60851D-06 OKI , FIFO DREQ T1 DACK T3 T7 T4 T2 WR T5 T6 Din 79/ 84


Original
PDF FJDL60851D-06 ML60851D ML60851D Fullspeed12Mbps EP164 EP264 48MHz QFP/TQFP56 10H16 EP164
2003 - ML60851A

Abstract: FJDL60851E FJDL60851E-02 ML60851E l6884 OKI D51
Text: FIFO A7:A0 T1 T6 T2 -CS T3 T5 -RD T4 AD7:AD0 Valid 71/ 84 FJDL60851E , T1 DACK T3 T7 -WR T5 T6 Din Din : 8bit DMA 7~0 16bitDMA 7~0 15~8 79/ 84 , LGA 1/ 84 FJDL60851E-02 OKI ML60851E FIFO EP0 EP1 FIFO 8 8 64x2 IN/OUT EP2 64 IN/OUT EP3 8 DMA EP1 EP2 2/ 84 FJDL60851E , AD3 AD1 AD0 5 4 3 2 1 3/ 84 FJDL60851E-02 OKI D+DXINXOUT D15:D8


Original
PDF FJDL60851E-02 ML60851E ML60851E Full-speed12Mbps EP164 EP264 48MHz QFP/TQFP56 ML60851A FJDL60851E FJDL60851E-02 l6884 OKI D51
crouzet TIMER

Abstract: No abstract text available
Text: displayed on the front face, the output relay change state at the end of time delay T1 . It returns to the , displayed threshold, the output relay changes status at the end of time period T1 and remains locked in , upward crossing of threshold T1 provides immunity to transients and other interference, thereby , prevents the occurrence of current troughs. The delay on downward crossing of threshold T1 provides , MEMORY Un Unit power-up Controlled current Hysteresis Threshold I Hysteresis T2 T1


Original
PDF 500mA) crouzet TIMER
2001 - Not Available

Abstract: No abstract text available
Text: channel for DS2/ DS1/E1. T1 /E1/J1 Framing Features (x84/x63) I 84 /63/ 84 /21 T1 /E1/J1/J2 channels , industry-standard processors. I Performance and throughput capabilities for full STS-12/STM-4 and 84 /63 T1 /E1 , be used in tributary shelf applications for up to 84 T1 or J1 or 63 E1 line cards providing all , to 84 /63 T1 /E1s to three DS3/E3s. Figure 7. M13 MUX and Framing Application: 84 /63 DS1/E1 (NSMI , , DS2, T1 /E1/J1, and DS0/E0/J0 applications. I Implementation supports both linear (1 + 1


Original
PDF TMXF84622 x84/x63 STS-12/ STS-12/STM-4 PB01-092PDH PB01-053PDH)
1999 - FREEDM-84

Abstract: FREEDM-84A672 FREEDM-84P672
Text: FREEDM- 84 Chipset Description The TEMUX is a high density T1 /E1/J1 framer that includes an M13 , configured independently to carry either 28 T1 /J1 links, 21 E1 links or a single DS-3 link. FREEDM- 84 is , FREEDM- 84 , a single software-switchable port can now be designed to support T1 interfaces, E1 interfaces , fibers. The FREEDM- 84 processed the packet data while the TEMUX frames and maps the T1 , E1 or J1 data , DENSITY SOLUTIONS WITH TEMUX AND FREEDM- 84 WHITEPAPER ISSUE 1 PMC-991202 DENSITY SOLUTIONS


Original
PDF FREEDM-84 PMC-991202 FREEDM-84 FREEDM-84A672 FREEDM-84P672
Supplyframe Tracking Pixel