The Datasheet Archive

A0A15 Datasheets Context Search

Catalog Datasheet MFG & Type PDF Document Tags
2000 - DSP56F803

Abstract: DSP56F80X 64Kx16-bit
Text: spaces. IP Phone DSP56F803 Modems GS71116 A0-A15 Security A0-A15 D0-D15 Magnetic , DSP56F803 A0-A15 A0-A15 D0-D15 DQ1-DQ16 RD OE WR WE UB PS CE LB DS DSP56F80X CUSTOMER SUPPORT: GS71116 Technical Support: A0-A15 DQ1-DQ16 OE WE UB CE , authorized distributor Disclaimer: DSP56F803 A0-A15 PS D0-D15 GS71116 A0-A15 A16 DQ1-DQ16 RD


Original
PDF BR1537/D DSP56F80X 80MHz, DSP56F803 A0-A15 D0-D15 GS71116 DQ1-DQ16 DSP56F803 64Kx16-bit
CMS210 memory

Abstract: card 60-pin
Text: A0-A15 O E / Vpp E DO-D7 A0-A15 O E /V p p E D8-D15 M2t 64K x 8 M1 64K x 8 VC C VCC VSS 59 , Address Decoder 16 A0-A15 16 A16 10 CE 41 HCT139 1Y0 1Y1 1Y2 1Y3 2Y0 2Y1 1G 2Y2 2Y3 2G GND VC C 1A 2A 1B 2B O E /V p p DO- D7 E Ml 64K x 8 A0-A15 O E /V p p D8-D15 E M2t 64K x 8 Vcc VS S vcc v Ss 16 A0-A15 16 A0-A15 D0-D7 M3 64K x 8 O E /V p p E O E /V p p , 45 16 A0-A15 A0-A15 58 16 Addreaa Decoder A16 A17 10 12 CE 41 HCT139 1Y0 1A


OCR Scan
PDF CMS209, CMS210, CMS212, CMS213, CMS214, CMS216 SMN8209A-JUNE 1991-REVISED 16-Bit 60-Pin CMS210 memory card 60-pin
1995 - DSP56100

Abstract: DSP56166 PB10 PB12 FUNCTION BG IN MC68000 os1p
Text: X:$FF7F). PEREN timing is the same as the A0-A15 address lines; it is asserted and deasserted , qualifies the A0-A15 and PS/DS pins. WR can be connected directly to the WE pin of a static RAM. WR is , DSP. When RD is asserted, it qualifies the A0-A15 and PS/DS pins. RD can be connected directly to , Total 112 ADDRESS AND DATA BUS (32 PINS A0-A15 (Address Bus) - three state, active high outputs. A0A15 change in t0 and specify the address for external program and data memory accesses. If there is


Original
PDF DSP56100 DSP56166 DSP56100 DSP5616 DSP56166. PB10 PB12 FUNCTION BG IN MC68000 os1p
1995 - PB12

Abstract: PC10 DSP56166 PB10
Text: DATA BUS (32 PINS) A0-A15 (Address Bus) - three state, active high outputs. A0-A15 change in t0 , activity, A0-A15 remain at their previous values. A0-A15 are three-stated during hardware reset. D0-D15 , referenced. PS/DS timing is the same as the A0-A15 address lines. PS/DS is high for program memory access , PB12 PB13 PB14 EXTAL CLKO SXFC VddS GNDS A0-A15 D0-D15 Vdd Add/Data Vss Add/Data BS , same as the A0A15 address lines; it is asserted and deasserted during t0. PEREN is high for any


Original
PDF DSP56166 16-BIT PB12 PC10 PB10
2012 - Not Available

Abstract: No abstract text available
Text: A0-A15 "A" data input bus. The 16-bit "A" input data bus to the ALU. B0-B15 "B" data input bus , ,OSA,OSB to C16 A0-A15 , B0-B15 to P,G ¯ ¯ A0-A15 , B0-B15 to OVF, ZERO A0-A15 , B0-B15 to C16 , QPL4C381-35 S0-S2,OSA,OSB to P,G ¯ ¯ S0-S2,OSA,OSB to OVF, ZERO S0-S2,OSA,OSB to C16 A0-A15 , B0-B15 to F0-F15 A0-A15 , B0-B15 to P,G ¯ ¯ A0-A15 , B0-B15 to OVF, ZERO 27 FTAB=1, FTF , ns ns ns ns ns ns ns ns ns ns ns ns Unless Otherwise Specified A0-A15 , B0-B15 to


Original
PDF QPL4C381 QPL4C381 16-bit L4C381 16bit L4C381.
DSP56156

Abstract: PB10 PB12 SC10 MC68000 PIO
Text: ) A0-A15 (Address Bus) - three state, active high outputs. A0-A15 change in t0 and specify the address for external program and data memory accesses. If there is no external bus activity, A0-A15 remain at their previous values. A0-A15 are three-stated during hardware reset or when the DSP is not bus master , is referenced. PS/DS timing is the same for the A0-A15 address lines. PS/DS is high for program , . A0-A15 PS/DS R/W WR RD Data In D0-D15 Data Out Bus Operation (Read-Write- 0WT) T0


Original
PDF DSP56156 PB10 PB12 SC10 MC68000 PIO
2008 - CMGA3-P68

Abstract: L4C381 5962-8995901YA
Text: A0-A15 "A" data input bus. The 16-bit "A" input data bus to the ALU. B0-B15 "B" data input bus , ,OSB to P,G ¯ ¯ S0-S2,OSA,OSB to OVF, ZERO S0-S2,OSA,OSB to C16 A0-A15 , B0-B15 to P,G ¯ ¯ A0-A15 , B0-B15 to OVF, ZERO A0-A15 , B0-B15 to C16 Clock to F0-F15 16 FTAB=0, FTF=1, CL , ,OSA,OSB to OVF, ZERO S0-S2,OSA,OSB to C16 A0-A15 , B0-B15 to F0-F15 A0-A15 , B0-B15 to P,G ¯ ¯ A0-A15 , B0-B15 to OVF, ZERO 27 FTAB=1, FTF=0, QPL4C381-45 QPL4C381-35 FTAB=1, FTF


Original
PDF QPL4C381 QPL4C381 16-bit L4C381 16bit L4C381. CMGA3-P68 5962-8995901YA
Not Available

Abstract: No abstract text available
Text: of Pins 32 9 4 3 15 2 10 7 4 9 15 1 1 112 ADDRESS AND DATA BUS (32 PINS) A0-A15 (Address Bus) - three state, active high outputs. A0-A15 change in t0 and specify the address for external program and data memory accesses. If there is no external bus activity, A0-A15 remain at their previous values. A0-A15 are three-stated during hardware reset or when the DSP is not bus master. D0-D15 , /DS timing is the same for the A0-A15 address lines. PS/DS is high for program memory access and is


Original
PDF DSP56156 16-BIT
1996 - G30-88

Abstract: G38-87
Text: the pins A0-A15 , D0-D15, PS, DS, RD, and WR derates linearly at 1.7 ns per 20 pF of additional , , the PS, DS, RD, and WR strobes remain deasserted and A0-A15 do not change from their previous state , Min Max 4 16.6 ns 20 21 CLKO High to A0-A15 Valid 5.2 12.4 ns 22 , D0-D15 Out Tri-state - 15 ns 35 CLKO High to A0-A15 Invalid 2.5 3.5 ns 36 , ) 21 35 A0-A15 (See Note) 36 22 PS, DS 23 WR (Output) 29 24 31 RD (Output) 30


Original
PDF DSP56L811 AA0207 AA0208 AA0209 AA0210 G30-88 G38-87
8X305

Abstract: 8X360 146g specifications of ic 1408 1S08 N8X360I N8X360N
Text: GND1, GND2 Ground 2 TSCL Address 3-State Control Pin TSCL Action 1 Enable A0-A15 0 Disable (3-State) 3-18 A0-A15 16 3-State Address Output Plris: AO is LSB. 19, 21 -23 RS3 - RSO Register Select Input , Low-level input current Vcc = Max, V|L - 0.5V -500 M Vol Low-level output voltage iv TC A0-A15 Vcc = Min Iol - 16mA Iol - 8mA Iol *= 8mA 0.55 0.55 0.55 V V V Voh High-level output voltage 17 TC A0-A15 Vcc , IV TC A0-A15 Vcc-Max Only 1 output at a time -20 -20 -20 mA mA mA ice Vcc-Max 70 100 mA 'BB


OCR Scan
PDF 8X360 8X305 8X305. 6X305 a0-a15 146g specifications of ic 1408 1S08 N8X360I N8X360N
idq10

Abstract: EDH816H64C 5S70
Text: methods of MIL-STD-883C, Class B. Pin Configuration and Block Diagram BS - A0-A15 ■IT. "w Ü2 W , Noise Immunity Single +5V (±10%) Supply Operation Pin Names A0-A15 E0-E3 W DQ0-DQ15 VCC VSS , Configuration T— E0 ■A0-A15 ■"ËT. "W ■£2 E3 -DQ0 "I—DQ1 "I—DQ2 m -DQ4 -DQ5 , "I—DQ15 128Kx8 Configuration DQ0 DQ1 A0-A15 _ W VCC - 03b 02b Olb C O0b C - A1b 0 - A0b C -CS1b C VCC C 139 DECODER 3 GND 3 03a 3 02a 3 Ola 3 O0a 3 A1a 3 A0a 3 CS1a E A16 VSS J -E0 - A0-A15 â


OCR Scan
PDF EDH816H64C35/45/55/70 64Kx16 EDH816H64C 1024K-b 64Kx1 64Kx4 128Kx8 256Kx4 idq10 5S70
Not Available

Abstract: No abstract text available
Text: Pulse Width High Fall Time, Rise Time A0-A15 Hold Time A0-A15 Setup Time BA0-BA7 Hold Time BA0-BA7 Setup , Time Clock Pulse Width Low Clock Pulse Width High Fall Time, Rise Time A0-A15 Hold Time A0-A15 Setup , THE WESTERN DESIGN CENTER, INC. W65C816S PHI2(IN| R/WB, MLB, VPB, A0-A15 , VDA, VPA Read


OCR Scan
PDF W65C816S A0-A15,
40H245

Abstract: msm5165 hp 4552 Z80CPU QFP80 MSM6255 MA15 MA13 MA12 MA11
Text: 722 A0A15 I 39 DIEN I ."H" 38 BUSY O . 40 ADF I , DB0DB7, CS, RD, WR, A0A15 , "L" VIL 0.7 V DIEN, ADF, RD0RD7 "H" VIH 4.5 , , RD, WR, A0A15 , "L" IIL -1 mA DIEN, ADF, RD0RD7, RES, DIV "H" IIH 25 , WR RD IO/M A1A7 CS AD0AD7 ALE HLDA OC DB0DB7 A0A15 A0A15 MSM6255 Z80 WR RD WR RD IORQ A1A7 CS D0D7 DB0DB7 A0A15 A0A15


Original
PDF J2B0039-27-Y4 MSM6255l MSM6255 MA0MA15 Z80CPU 80QFPQFP80-P-1420-0 80-KMSM6255 40H245 msm5165 hp 4552 Z80CPU QFP80 MSM6255 MA15 MA13 MA12 MA11
50p06

Abstract: LQFP100 TMP91CY22IFG ad015
Text: fFPH ( = x) tFPH 37.0 ns 2 A0-A15 ALE tAL 0.5x - 14 4 ns 3 ALE A0-A15 tLA 0.5x - 16 2 ns 4 ALE High tLL x - 20 17 ns 5 ALE RD , tCLW x - 10 27 ns 8 A0-A15 RD / WR tACL x - 23 14 ns 9 A0-A23 RD , WR A0-A23 tCAW x - 13 24 ns 12 A0-A15 D0-D15 tADL 3.0x - 38 73 ns , A0-A23 WAIT 22 A0-A15 WAIT 1+n WAIT 1+n WAIT 1+n WAIT tAWH 3.5x - 60 69


Original
PDF TLCS-900/L1 TMP91CY22IFG TMP91CY22I TMP91CY22I 900/L1 TLCS-90/900 50p06 LQFP100 TMP91CY22IFG ad015
DSP56166

Abstract: PB10 PB12 PC10
Text: AND DATA BUS (32 PINS) A0-A15 (Address Bus) - three state, active high outputs. A0-A15 change , external bus activity, A0-A15 remain at their previous values. A0-A15 are three-stated during hardware , memory is referenced. PS/DS timing is the same as the A0-A15 address lines. PS/DS is high for program , Vdd Vss HA0 HA1 HA2 PB11 PB12 PB13 PB14 EXTAL CLKO SXFC VddS GNDS A0-A15 D0-D15 , :$FF7F). PEREN timing is the same as the A0A15 address lines; it is asserted and deasserted during t0


Original
PDF DSP56166 PB10 PB12 PC10
1998 - 40H245

Abstract: hp 4552 ma0-MA15 VP80-1
Text: 39 38 40 RA0RA3 RD0RD7 FRMB VDD, VSS DIV UD0UD3 LD0LD3 CLP LIP FRP CEf CHf TEST1, TEST2 A0A15 DIEN , L H MA0MA15, RA0RA3 A0A15 (DIEN H L ) ) MA0MA15 .WR (DIEN 4/32 MSM6255l n , -1 V V V V mA mA mA mA DB0DB7, CS, RD, WR, A0A15 , DIEN, ADF, RD0RD7, RES, DIV TEST1, TEST2 DB0DB7, CS, RD, WR, A0A15 , DIEN, ADF, RD0RD7 RES, DIV, XT VOH2.8V -500 VOL0.4V 2.4 l (VDD5V±5, Ta , MA0MA15 DIEN L A0A15MA0MA15 l DIV H XT (XTOpen) DIV L X' tal l ADF L MA0MA15, RA0RA3 ADF H Normal l


Original
PDF J2B003927Y4 MSM6255 MSM6255l MA0MA15 Z80CPU 80QFPQFP80P14200 80KMSM6255 40H245 hp 4552 ma0-MA15 VP80-1
1998 - M28F102

Abstract: PLCC44
Text: Address Inputs DQ0 - DQ15 A0-A15 Output Enable W Supply Voltage VSS E Program , Cycles Operation A0-A15 2nd Cycle DQ0-DQ15 (2) X 2 Write X xx90h 0020h 0001h 0050h X xx20h Read X Data Output A0-A15 Data Input xx00h Electronic Signature 0000h Write Write Read Write 1 A0-A15 Read Read DQ0-DQ15 (2 , Write A0-A15 xxA0h Write X xx40h Program Program Verify 2 Write X xxC0h


Original
PDF M28F102 0020h 0050h M28F102 PLCC44
1995 - M28F102

Abstract: PLCC44
Text: 16 A0-A15 W DQ0-DQ15 M28F102 E Table 1. Signal Names A0 - A15 DQ0 - DQ15 Data , 0050h Table 5. Commands (1) Command 1st Cycle Cycles 2nd Cycle Operation A0-A15 , X Data Output A0-A15 Data Input xx00h Electronic Signature Read Write Write DQ0-DQ15 (2) Write 1 A0-A15 Read Read Operation Setup Erase/ 2 Write X xx20h Erase Erase Verify Setup Program/ 2 2 Write A0-A15 xxA0h Write X xx40h


Original
PDF M28F102 PLCC44 TSOP40 PLCC44 M28F102
1995 - DSP56156

Abstract: MC68000 PB12 SC10-11
Text: goes high in t0. R/W is three-stated during hardware reset. Address and Data Bus A0-A15 (Address Bus) - three-state, active high outputs. A0-A15 change in t0 and specify the address for external program and data memory accesses. If there is no external bus activity, A0-A15 remain at their previous values. A0-A15 are three-stated during hardware reset. D0-D15 (Data Bus) - three-state , A0-A15 address lines. PS/DS is high for program memory access and is low for data memory access. If the


Original
PDF A0-A15 A0-A15 D0-D15 DSP56156 MC68000 PB12 SC10-11
M28F102

Abstract: PLCC44
Text: (K) TSOP40 (N) 10 x 14mm Figure 1. Logic Diagram VCC VPP 16 16 A0-A15 W , A0-A15 Data Input xx00h Electronic Signature DQ0-DQ15 (2) Write DQ0-DQ15 A0-A15 Write A0-A15 Operation Read Operation Setup Erase/ 2 Write X xx20h Erase Erase Verify Setup Program/ 2 2 Write A0-A15 xxA0h Write X xx40h Program , Figure 5. Read Mode AC Waveforms tAVAV A0-A15 tAVQV tAXQX E tELQV tEHQZ tELQX G tGLQV


Original
PDF M28F102 PLCC44 TSOP40 M28F102
1995 - M28F102

Abstract: PLCC44
Text: (K) TSOP40 (N) 10 x 14mm Figure 1. Logic Diagram VCC VPP 16 16 A0-A15 W , A0-A15 Data Input xx00h Electronic Signature DQ0-DQ15 (2) Write DQ0-DQ15 A0-A15 Write A0-A15 Operation Read Operation Setup Erase/ 2 Write X xx20h Erase Erase Verify Setup Program/ 2 2 Write A0-A15 xxA0h Write X xx40h Program , Figure 5. Read Mode AC Waveforms tAVAV A0-A15 tAVQV tAXQX E tELQV tEHQZ tELQX G tGLQV


Original
PDF M28F102 PLCC44 TSOP40 M28F102
Not Available

Abstract: No abstract text available
Text: £ 5 A4 £ 6 A5 £7 A6 £ 8 A7C 9 A8 £ 10 A9 ËC 13 GC GND £ 14 12 A0-A15 DQ1-DQ4 E G GND NC , ( A0-A15 ) The 16 addresses select one of the 65,536 4-bit words in the RAM. The address inputs must be , ) [* A0-A15 _ ^ *c(rd) ` ~)K - *a(A)- *] _L PREVIOUS , STATIC RANDOM-ACCESS MEMORY write cycle timing (G = V|H, W controlled) *c(W) A0-A15 = J C , -BIT HIGH-SPEED STATIC RANDOM-ACCESS MEMORY write cycle timing (G = Vm, E controlled) h - A0-A15 I I


OCR Scan
PDF TMS6709 144-BIT 28-Pin TMS6709-20 TMS6709-25 SMSS709
Not Available

Abstract: No abstract text available
Text: ±10%) Supply Operation Pin Names A0-A15 E0-E3 W DQ0-DQ15 VCC VSS Address Inputs Chip Enables , Applications 64Kx16 Configuration r_ 128Kx8 Configuration DQ0 001 D02 003 E0 A0-A15 . ■W • VCC -, "I - A0-A15 • 03b 02b 01b 00b 1 - A1b l i - A0b 1 CS1b — VCC C C , D04 256Kx4 Configuration - A0-A15 W 1 DQ13 005 D06 DQ7 DQ10 0011 D014 , DQ7 1 DQ1 03b c 02b C 01b É 003 DQ1 A0-A15 . VCC D02 I DQ4 'J E


OCR Scan
PDF EDH816H64C35/45/55/70 64Kx16 EDH816H64C 1024K-bft 64Kx1 64Kx4 64Kx16 128Kx8 256Kx4
Not Available

Abstract: No abstract text available
Text: Names A0-A15 E0-E3 W DQ0-DQ15 VCC VSS NC Address Inputs Chip Enables Write Enable Data Input/Output , A7 3 24 DQ8 3 23 E0(O-3) 3 22 DQ3 3 21 VSS E0 A0-A15 i l m I - DO0 · DQ1 d H -DQ2 , for 139 Decoder Applications 64Kx1S Configuration 128Kx8 Configuration DQ0 E0 A0-A15 . W · cab 02b 01b 00b i- A1b i- A 0 b - CS1b VCC c c C 139 C DECODER C C C c DQ1 DQ2 . A0-A15 3 3 3 , DQ2 DQ3 A0-A15 . - WVCC -, 03b 02b 01b 00b « - A1b <- A 0 b l_ C S 1 b VCC C C C 139 C


OCR Scan
PDF EDH816H64C 64Kx16 EDH816H64C 1024K-bit 64Kx1 64Kx4 64Kx16 28Kx8 256Kx4
2000 - M59BW102

Abstract: No abstract text available
Text: . The device is offered in TSOP40 (10 x 14mm) package. VCC 16 16 A0-A15 DQ0-DQ15 W E , Table 1. Signal Names Figure 2. TSOP Connections A0-A15 A9 A10 A11 A12 A13 A14 A15 ALE , address inputs A0-A15 and the Data Inputs/Outputs DQ0-DQ15. Memory control is provided by Chip Enable E , Inputs ( A0-A15 ). The address inputs for the memory array are latched during a write operation on the , 1 0 Toggle Toggle Cntr odd Cntr even DQ0-DQ15 A0-A15 G E ALE


Original
PDF M59BW102 TSOP40 M59BW102
Supplyframe Tracking Pixel