ZYTREX 74 Search Results
ZYTREX 74 Datasheets Context Search
Catalog Datasheet | Type | Document Tags | |
---|---|---|---|
74AHCT
Abstract: TTL Schmitt-Trigger cmos BC5-10
|
OCR Scan |
ZX54AHCT ZX74AHCT 54/74ALS 74AHCT: 54AHCT: 74AHCT TTL Schmitt-Trigger cmos BC5-10 | |
bma 023
Abstract: 74AHCT
|
OCR Scan |
ZX54AHCT ZX74AHCT 54/74ALS 74AHCT: 54AHCT: bma 023 74AHCT | |
A7c DIODE
Abstract: 74AHCT 113B8 74als power consumption
|
OCR Scan |
ZX54AHCT ZX74AHCT 54/74ALS 74AHCT: 54AHCT: A7c DIODE 74AHCT 113B8 74als power consumption | |
74AHCTContextual Info: Zytrex ZXS4AHCT ZX74AHCT 12 Triple 3-Input NAND Gates with Open-Draln Outputs February 1985 OBJECTIVE SPECIFICATIONS Features Description • Function, pin-out, speed and drive compatibility with 54/74ALS logic family These devices contain three independent 3-input NAND |
OCR Scan |
ZX74AHCT 54/74ALS 74AHCT: 54AHCT: 74AHCT | |
74HCTLSContextual Info: Zytrex ZXS4HCTLS ZX74HCTLS February 1985 11 Triple 3-Input AND Gates O BJECTIVE S P E C IF IC A TIO N S Features Description • Function, pin-out, speed and drive compatibility with 54/74LS logic family These devices contain three independent 3-input AND |
OCR Scan |
54/74LS 74HCTLS: 54HCTLS: ZX54HCTLS ZX74HCTLS 74HCTLS | |
74AHCTContextual Info: Zytrex ZXS4AHCT ZX74AHCT 05 Hex Inverters with Open-Drain Outputs February 1985 OBJECTIVE SPECIFICATIONS Features Description • Function, pln-out, speed and drive compatibility with 54/74ALS logic family These devices contain six independent inverters with |
OCR Scan |
ZX54AHCT ZX74AHCT 54/74ALS 74AHCT: 54AHCT: 74AHCT | |
74HCTLS
Abstract: Zytrex
|
OCR Scan |
ZX54HCTLS ZX74HCTLS 24-pin 54/74LS 74HCTLS: 54HCTLS: 74HCTLS Zytrex | |
74LS TTL 245
Abstract: 74HCTLS 74hctl PPT Diode specifications
|
OCR Scan |
ZX54HCTLS ZX74HCTLS 54/74LS 74HCTLS: 54HCTLS: 74LS TTL 245 74HCTLS 74hctl PPT Diode specifications | |
74HCTLS
Abstract: hctls574 HCTLS
|
OCR Scan |
ZX74HCTLS 54/74LS 74HCTLS: 54HCTLS: 74HCTLS hctls574 HCTLS | |
74AHCTContextual Info: Zytrex ZXS4AHCT ZX74AHCT 259 8-Bit Addressable Latches February 1985 OBJECTIVE SPECIFICATIONS Features Description • 8-Bit parallel-out storage register performs serial-to-parallel conversion with storage The ’259 is a high-speed addressable latch designed for |
OCR Scan |
ZX74AHCT 54/74ALS 74AHCT | |
hctls299
Abstract: 74HCTLS
|
OCR Scan |
ZX54HCTLS ZX74HCTLS 54/74LS hctls299 74HCTLS | |
74hctlsContextual Info: Zytrex ZX54HCTLS ZX74HCTLS 73A Dual J-K Negative-Edge-Triggered Flip-Flops with Clear Februa ry 1985 OBJECTIVE SPECIFICATIONS Features Description • Function, pin-out, speed and drive compatibility with 54/74LS logic family These devices contain two independent J-K negativeedge-triggered flip-flops. A low level at the CLR input |
OCR Scan |
ZX54HCTLS ZX74HCTLS 54/74LS 74HCTLS: 54HCTLS: 74hctls | |
74HCTLSContextual Info: Zytrex ZXS4HCTLS ZX74HCTLS Februa ry 1985 74A Dual D-Type Positive-Edge-Triggered Flip-Flops with Preset and Clear OBJECTIVE SPECIFICATIONS Features Description • Function, pin-out, speed and drive compatibility with 54/74LS logic family These devices contain two independent positive-edgetriggered D-type flip-flops. Each flip-flop has its own |
OCR Scan |
ZX54HCTLS ZX74HCTLS 54/74LS 74HCTLS: 54HCTLS: ZX74HCTLS 74HCTLS | |
Zytrex 74ahct
Abstract: 74AHCT
|
OCR Scan |
ZX74AHCT 54/74ALS 74AHCT: 54AHCT: 74AHCT Ta--40Â Ta--55Â Zytrex 74ahct | |
|
|||
74HCTLSContextual Info: Zytrex ZX54HCTLS ZX74HCTLS February 1985 273 Octal D-Type Flip-Flops with Clear OBJECTIVE SPECIFICATIONS Features Description • Eight positive-edge-triggered D-type flipflops with single-rail outputs these devices are high-speed octal registers. They con |
OCR Scan |
ZX54HCTLS ZX74HCTLS 54/74LS 74HCTLS: 54HCTLS: 74HCTLS | |
74AHCT
Abstract: 74als power consumption Zytrex
|
OCR Scan |
54/74ALS 74AHCT: 54AHCT: ZX74AHCT 74AHCT 74als power consumption Zytrex | |
8D-13
Abstract: 74AHCT
|
OCR Scan |
ZX54AHCT ZX74AHCT 54/74ALS 74AHCT: 54AHCT: 8D-13 74AHCT | |
74AHCTContextual Info: Zytrex ZXS4AHCT ZX74AHCT February 1985 « % Q u ad 2 -fn p u t O R GatèsL OBJECTIVE SPECIFICATIONS Features Description • Function, pin-out, speed and drive compatibility with 54/74ALS logic family These devices contain four independent 2-input OR gates. They perform the Boolean functions Y = A + B |
OCR Scan |
ZX54AHCT ZX74AHCT 54/74ALS 74AHCT: 54AHCT: 74AHCT | |
74HCTLS
Abstract: latch 74ls 373
|
OCR Scan |
ZX54HCTLS ZX74HCTLS 54/74LS 74HCTLS: 54HCTLS: 74HCTLS latch 74ls 373 | |
74AHCTContextual Info: Zytrex ZXS4AHCT ZX74AHCT Dual 2-to-4 Line Decoder/Multiplexers F e b ru a ry 1 9 8 5 O B J E C T IV E S P E C IF IC A T IO N S 155 . Features Description • Typical applications: Dual 2-to-4 line decoder Dual 1-to-4 line demultiplexer 3-to-8 line decoder |
OCR Scan |
ZX54AHCT ZX74AHCT 54/74ALS 74AHCT: 54AHCT: ahcti55 74AHCT 54AHCT | |
74HCTLS
Abstract: diode S4 596
|
OCR Scan |
ZX74HCTLS S4/74LS 74HCTLS: 54HCTLS: 74HCTLS diode S4 596 | |
74HCTLSContextual Info: Z y t r e ZXS4HCTLS § § ZX74HCTLS M x February 1985 Dual J-K Positive Edge-Triggered Flip-Flops with Preset and Clear OBJECTIVE SPECIFICATIONS Features Description • Function, pin-out, speed and drive compatibility with 54/74LS logic family These devices contain two positive-edge-triggered J-K |
OCR Scan |
ZX74HCTLS 54/74LS 74HCTLS: 54HCTLS: 74HCTLS | |
Zytrex
Abstract: 74HCTLS
|
OCR Scan |
ZX54HCTLS ZX74HCTLS 54/74LS 74HCTLS: 54HCTLS: Zytrex 74HCTLS | |
diode Rl 257
Abstract: Zytrex 74ahct AHCT257 54AHCT Zytrex 74AHCT PF1016
|
OCR Scan |
ZX74AHCT 54/74ALS 74AHCT: 54AHCT: diode Rl 257 Zytrex 74ahct AHCT257 54AHCT Zytrex 74AHCT PF1016 |