Part Number
    Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    XCV300 PIN INFORMATION Search Results

    XCV300 PIN INFORMATION Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    CS-DSDMDB09MF-002.5
    Amphenol Cables on Demand Amphenol CS-DSDMDB09MF-002.5 9-Pin (DB9) Deluxe D-Sub Cable - Copper Shielded - Male / Female 2.5ft PDF
    CS-DSDMDB09MM-025
    Amphenol Cables on Demand Amphenol CS-DSDMDB09MM-025 9-Pin (DB9) Deluxe D-Sub Cable - Copper Shielded - Male / Male 25ft PDF
    CS-DSDMDB15MM-005
    Amphenol Cables on Demand Amphenol CS-DSDMDB15MM-005 15-Pin (DB15) Deluxe D-Sub Cable - Copper Shielded - Male / Male 5ft PDF
    CS-DSDMDB25MF-50
    Amphenol Cables on Demand Amphenol CS-DSDMDB25MF-50 25-Pin (DB25) Deluxe D-Sub Cable - Copper Shielded - Male / Female 50ft PDF
    CS-DSDMDB37MF-015
    Amphenol Cables on Demand Amphenol CS-DSDMDB37MF-015 37-Pin (DB37) Deluxe D-Sub Cable - Copper Shielded - Male / Female 15ft PDF

    XCV300 PIN INFORMATION Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    XCV200E

    Abstract: FG676 XCV300E XCV400 PCI33 XAPP235 XCV200 XCV400E PQ240 XCV300 PQ240
    Contextual Info: Application Note: Virtex-E Family Virtex -E Package Compatibility Guide R XAPP235 v1.1 November 12, 1999 Advance Application Note: Robert Le Summary This package compatibility guide describes the advance Virtex-E pin-outs and established guidelines for package compatibility between Virtex and Virtex-E devices. The information in


    Original
    XAPP235 XCV200E FG676 XCV300E XCV400 PCI33 XAPP235 XCV200 XCV400E PQ240 XCV300 PQ240 PDF

    ds003

    Abstract: Field Programmable Gate Arrays 512 552 XCV200 FPGA Virtex 6 pin configuration XCV1000 XCV150 XCV300 XCV400 XCV600
    Contextual Info: Virtex 2.5 V Field Programmable Gate Arrays R DS003-1 v2.5 April 2, 2001 3 Product Specification Features • • • • • Fast, high-density Field-Programmable Gate Arrays - Densities from 50k to 1M system gates - System performance up to 200 MHz


    Original
    DS003-1 66-MHz 16-bit 32-bit 16-bnd BG560 BG256 DS003-1, DS003-2, DS003-3, ds003 Field Programmable Gate Arrays 512 552 XCV200 FPGA Virtex 6 pin configuration XCV1000 XCV150 XCV300 XCV400 XCV600 PDF

    XCV300

    Abstract: XCV150 XCV100 XCV1000 XCV200 XCV400 XCV50 XCV600 XCV800 xcv300 pin information
    Contextual Info: Virtex 2.5 V Field Programmable Gate Arrays R DS003-3 v3.0 February 1, 2002 3 Product Specification Virtex Electrical Characteristics Definition of Terms Electrical and switching characteristics are specified on a per-speed-grade basis and can be designated as Advance,


    Original
    DS003-3 DS003-1, DS003-2, DS003-3, DS003-4, XCV300 XCV150 XCV100 XCV1000 XCV200 XCV400 XCV50 XCV600 XCV800 xcv300 pin information PDF

    XCV100

    Abstract: XCV1000 XCV150 XCV200 XCV300 XCV400 XCV50 XCV600 XCV800
    Contextual Info: Virtex 2.5 V Field Programmable Gate Arrays R DS003-3 v2.9 October 29, 2001 3 Product Specification Virtex Electrical Characteristics Definition of Terms Electrical and switching characteristics are specified on a per-speed-grade basis and can be designated as Advance,


    Original
    DS003-3 DS003-1, DS003-2, DS003-3, DS003-4, XCV100 XCV1000 XCV150 XCV200 XCV300 XCV400 XCV50 XCV600 XCV800 PDF

    XCV200E Device, FG456 Package

    Abstract: XCV300BG432 BG432 PCI33 XCV200 XCV300 XCV400 XCV400E p146 AE-29
    Contextual Info: Application Note - Virtex-E Virtex-E Package Compatibility Guide This package compatibility guide describes the Virtex-E pin-outs and establishes guidelines for package compatibility between Virtex and Virtex-E devices. by Robert Le, Sr. Applications Engineer,


    Original
    XCV200E FG456 XCV200 XCV300E BG432 XCV200E Device, FG456 Package XCV300BG432 PCI33 XCV300 XCV400 XCV400E p146 AE-29 PDF

    XCV100 TQ144

    Abstract: AF3 din 74 k11 zener diode XCV100 XCV1000 XCV150 XCV200 XCV300 XCV400 XCV50
    Contextual Info: Virtex 2.5 V Field Programmable Gate Arrays R DS003-1 v2.5 April 2, 2001 3 Product Specification Features • • • • • Fast, high-density Field-Programmable Gate Arrays - Densities from 50k to 1M system gates - System performance up to 200 MHz


    Original
    DS003-1 66-MHz 16-bit 32-bit 16-bData FG676 BG352 XCV400 DS003-1, XCV100 TQ144 AF3 din 74 k11 zener diode XCV100 XCV1000 XCV150 XCV200 XCV300 XCV50 PDF

    A26 zener

    Abstract: XCV300 XCV400 zener Diode B23 TQ144 XCV100 XCV1000 XCV150 XCV200 XCV50
    Contextual Info: Virtex 2.5 V Field Programmable Gate Arrays R July 13, 1999 Version 1.6 3* Features • • • • • Advance Product Specification • Fast, high-density Field-Programmable Gate Arrays - Densities from 50k to 1M system gates - System performance up to 200 MHz


    Original
    66-MHz 16-bit 32-bit A26 zener XCV300 XCV400 zener Diode B23 TQ144 XCV100 XCV1000 XCV150 XCV200 XCV50 PDF

    ZENER A29

    Abstract: a37 zener diode ZENER A26 zener a26 ZENER B18 zener Diode B23 DS003 XCV100 XCV1000 XCV150
    Contextual Info: 6023 Virtex 2.5 V Field Programmable Gate Arrays R DS003 v.2.0 March 9, 2000 3* Features • • • • • Preliminary Product Specification • Fast, high-density Field-Programmable Gate Arrays - Densities from 50k to 1M system gates - System performance up to 200 MHz


    Original
    DS003 66-MHz 16-bit CS144 FG680 ZENER A29 a37 zener diode ZENER A26 zener a26 ZENER B18 zener Diode B23 DS003 XCV100 XCV1000 XCV150 PDF

    XCV100

    Abstract: XCV1000 XCV150 XCV200 XCV300 XCV400 XCV50 XCV600 XCV800 xapp151
    Contextual Info: Virtex 2.5 V Field Programmable Gate Arrays R DS003-1 v2.5 April 2, 2001 3 Product Specification Features • • • • • Fast, high-density Field-Programmable Gate Arrays - Densities from 50k to 1M system gates - System performance up to 200 MHz


    Original
    DS003-1 66-MHz 16-bit 32-bit 16-bData FG676 BG352 XCV400 DS003-1, XCV100 XCV1000 XCV150 XCV200 XCV300 XCV50 XCV600 XCV800 xapp151 PDF

    SCHEMATIC DIAGRAM OF POWER SAVER DEVICE

    Abstract: diode zener nt 9838 Keller AG am3 socket pinout AT-610 XILINX vhdl code REED SOLOMON NORTEL OC-12 A26 zener w9 0780 specifications for multiplexer of nortel
    Contextual Info: Editorial contact: Ann Duft Xilinx, Inc. 408 879-4726 publicrelations@xilinx.com Kathy Keller Oak Ridge Public Relations (408) 253-5042 kathy.keller@oakridge.com Product Marketing contact: Bruce Jorgens Xilinx, Inc. (408) 879-5236 bruce.jorgens@xilinx.com


    Original
    1998--Dramatically SCHEMATIC DIAGRAM OF POWER SAVER DEVICE diode zener nt 9838 Keller AG am3 socket pinout AT-610 XILINX vhdl code REED SOLOMON NORTEL OC-12 A26 zener w9 0780 specifications for multiplexer of nortel PDF

    XCV300PQ240

    Abstract: g31k
    Contextual Info: £ XILINX Virîex 2.5 ¥ Field Programmable Gate Arrays DS003 v. 1.7 October 1, 1999 Preliminary Product Specification Features • • • • • • Fast, high-density Field-Programmable Gate Arrays - Densities from 50k to 1M system gates - System performance up to 200 MHz


    OCR Scan
    DS003 66-MHz 16-bit 32-bit XCV300PQ240 g31k PDF

    Contextual Info: Product Obsolete/Under Obsolescence Virtex 2.5 V Field Programmable Gate Arrays R DS003-1 v4.0 March 1, 2013 Product Specification Features • • • • • Fast, high-density Field Programmable Gate Arrays - Densities from 50k to 1M system gates - System performance up to 200 MHz


    Original
    DS003-1 66-MHz 16-bit 32-bit XCN10016 DS003-1, DS003-2, DS003-3, DS003-4, PDF

    TQ144

    Abstract: XCV100 XCV1000 XCV150 XCV200 XCV300 XCV400 XCV50 XCV600 XCV800
    Contextual Info: Virtex 2.5 V Field Programmable Gate Arrays R January 27, 1999 Version 1.2 3* Features • • • • • Advance Product Specification • Fast, high-density Field-Programmable Gate Arrays - Densities from 50k to 1M system gates - System performance up to 200 MHz


    Original
    66-MHz 16-bit 32-bit XCV150 XCV300 TQ144 XCV100 XCV1000 XCV150 XCV200 XCV400 XCV50 XCV600 XCV800 PDF

    AH24A

    Abstract: ATIC 164 D2 48 pin ATIC 164 D2 44 pin
    Contextual Info: Virtex 2.5 V Field Program m able Gate Arrays £ X IU N X January 27, 1999 Version 1.2 Advance Product Specification Features • • • • • • Fast, high-density Field-Program m able Gate Arrays - Densities from 50k to 1M system gates - System perform ance up to 200 MHz


    OCR Scan
    16-bit 32-bit XCV150 XCV200 XCV300 XCV400 XCV600 XCV800 AH24A ATIC 164 D2 48 pin ATIC 164 D2 44 pin PDF

    night-vision digital goggle

    Abstract: SPARTAN XCS40XL evans sutherland sutherland XC4000 XCS40XL XCV300 XCV600 infrared sensor verilog verilog code for pixel converter
    Contextual Info: The Evans & Sutherland Ensemble Image Generator Virtex and Spartan FPGAs help Evans & Sutherland accel erate their development schedule, and roll in new features during and after the main design cycle. by John F. Snow, PC Simulation Engineering, Evans & Sutherland,


    Original
    1970s, night-vision digital goggle SPARTAN XCS40XL evans sutherland sutherland XC4000 XCS40XL XCV300 XCV600 infrared sensor verilog verilog code for pixel converter PDF

    Contextual Info: V ir te x 2 .5 V £ XILINX Field Programmable Gate Arrays May 13, 1999 Version 1.5 Advance Product Specification Features • • • • • • Fast, high-density Field-Programmable Gate Arrays - Densities from 50k to 1M system gates - System performance up to 200 MHz


    OCR Scan
    66-MHz 16-bit 32-bit Regis00 XCV1000 XCV300 FG680 PDF

    Contextual Info: £ XILINX Virtex 2.5 V Field Programmable Gate Arrays February 16, 1999 Version 1.3 Advance Product Specification Features • • • • • • Fast, high-density Field-Programmable Gate Arrays - Densities from 50k to 1M system gates - System performance up to 200 MHz


    OCR Scan
    66-MHz 16-bit 32-bit XCV400 XCV600 XCV800 XCV1000 XCV300 PDF

    MultiLINX

    Abstract: PCI64 V1000 V800 XC95144 XCV300 pci 3.3v connector fpga 95144XL SelectMAP xc95144 pin diagram
    Contextual Info: Ballyinx PCI64 PCI Prototyping Board April 15, 2001 Data Sheet Features • • • • Nallatech Limited 10-14 Market Street Kilsyth, Glasgow G65 0BD Scotland Phone: +1 44 7020 986532 Fax: +1 44 7020 986534 E-mail: info@nallatech.com Website: www.nallatech.com


    Original
    PCI64 64-bit MultiLINX V1000 V800 XC95144 XCV300 pci 3.3v connector fpga 95144XL SelectMAP xc95144 pin diagram PDF

    XC95144

    Abstract: PCI64 V1000 V800 XCV300 DX-DI-PCI64-DK SelectMAP DO-DI-PCI64-DK XILINX XCV300
    Contextual Info: Ballyinx PCI64 PCI Prototyping Board January, 2000 Data Sheet Features • • • • Nallatech Limited 10-14 Market Street Kilsyth, Glasgow G65 0BD Scotland Phone: +1 44 7020 986532 Fax: +1 44 7020 986534 E-mail: info@nallatech.com Website: www.nallatech.com


    Original
    PCI64 64-bit DO-DI-PCI64-DK DX-DI-PCI64-DK DX-DI-PCI64-DK DO-DI-PCI64 DO-DI-PCI64-DK. XC95144 V1000 V800 XCV300 SelectMAP DO-DI-PCI64-DK XILINX XCV300 PDF

    verilog for 8 point pipeline fft core

    Abstract: 16 point FFT radix-4 VHDL fft algorithm verilog vhdl for 8 point fft in xilinx verilog for 8 point fft verilog for 16 point fft vhdl for 8 point fft 8 point fft DFT 16 point VHDL radix
    Contextual Info: High-Performance 16-Point Complex FFT/IFFT V1.0.3 Dec17 1999 Product Specification Xilinx, Inc. 2100 Logic Drive San Jose, CA 95124 Phone: +1 408-559-7778 FAX: +1 408-559-7114 Email: coregen@xilinx.com URL: http://www.xilinx.com/ipcenter 1 Features • •


    Original
    16-Point Dec17 16-point 16-bit verilog for 8 point pipeline fft core 16 point FFT radix-4 VHDL fft algorithm verilog vhdl for 8 point fft in xilinx verilog for 8 point fft verilog for 16 point fft vhdl for 8 point fft 8 point fft DFT 16 point VHDL radix PDF

    3 to 8 line decoder vhdl IEEE format

    Abstract: 2 to 4 line decoder vhdl IEEE format jpeg decompression algorithm XCV300 3 to 8 bit decoder vhdl IEEE format verilog code for huffman coding V300-8 image processing verilog code
    Contextual Info: FASTJPEG_BW Decoder July 27, 2001 Product Specification AllianceCORE Facts Core Specifics See Table 1 Provided with Core BARCO SILEX Rue du bosquet 7 B-1348 Louvain-la-Neuve BELGIUM Phone: +32 10 45 49 04 Fax: +32 10 45 46 36 E-mail: geert.decorte@barco.com


    Original
    B-1348 3 to 8 line decoder vhdl IEEE format 2 to 4 line decoder vhdl IEEE format jpeg decompression algorithm XCV300 3 to 8 bit decoder vhdl IEEE format verilog code for huffman coding V300-8 image processing verilog code PDF

    16 point FFT radix-4 VHDL

    Abstract: diF fft algorithm VHDL fft algorithm verilog DFT 16 point VHDL system generator fft Schematic ifft XCV300 fft dft MATLAB gold sequence generator verilog radix 2 fft
    Contextual Info: 16-Point Complex FFT/IFFT V1.0.3 December 17, 1999 Product Specification R Xilinx Inc. 2100 Logic Drive San Jose, CA 95124 Phone: +1 408-559-7778 Fax: +1 408-559-7114 URL: www.xilinx.com/support/techsup/appinfo www.xilinx.com/ipcenter Features • • •


    Original
    16-Point 16-bit 16 point FFT radix-4 VHDL diF fft algorithm VHDL fft algorithm verilog DFT 16 point VHDL system generator fft Schematic ifft XCV300 fft dft MATLAB gold sequence generator verilog radix 2 fft PDF

    XCV200E

    Abstract: XAPP138 xapp151 XAPP132 XAPP137 XAPP139 XC4000 XC4000X XC4000XLA XCV50
    Contextual Info: Application Note: Virtex Series R XAPP138 v2.8 March 11, 2005 Virtex FPGA Series Configuration and Readback Summary This application note is offered as complementary text to the configuration section of the Virtex data sheet. It is strongly recommended that the Virtex data sheets be reviewed prior to


    Original
    XAPP138 XCV1000 XCV200E XAPP138 xapp151 XAPP132 XAPP137 XAPP139 XC4000 XC4000X XC4000XLA XCV50 PDF

    EMP7064

    Abstract: Altera emp7064 MIC37xxx SC2S200 EP1K100-2 SC2S30 micrel tx battery 3v MIC37302BR SC2S150 1N4148
    Contextual Info: MIC37xxx Low-Dropout Regulators Industry’s Smallest & Lightest LDOs Powering Low-Voltage, High-Current Digital ICs Micrel’s MIC37xxx is a new family of highcurrent, low-dropout regulators LDOs for powering low-voltage FPGAs, ASICs, microcontrollers, DSPs


    Original
    MIC37xxx MIC37xxx 750mA, O-263 BP116 M-0090 EMP7064 Altera emp7064 SC2S200 EP1K100-2 SC2S30 micrel tx battery 3v MIC37302BR SC2S150 1N4148 PDF