XC2V500 RESOURCES Search Results
XC2V500 RESOURCES Datasheets Context Search
Catalog Datasheet | Type | Document Tags | |
---|---|---|---|
Virtex-II
Abstract: XAPP623 XC2V6000-ff1152 LVPECL25 XC2V80 XC2V6000 XC2V1000 XC2V1500 XC2V2000 XC2V250
|
Original |
DS031-3 Virtex-II XAPP623 XC2V6000-ff1152 LVPECL25 XC2V80 XC2V6000 XC2V1000 XC2V1500 XC2V2000 XC2V250 | |
XC2V6000-ff1152
Abstract: XC2V80
|
Original |
DS031-3 XC2V6000-ff1152 XC2V80 | |
XC2V6000-ff1152
Abstract: XC2V80 XC2V1000
|
Original |
DS031-3 XC2V6000-ff1152 XC2V80 XC2V1000 | |
XC2V1500
Abstract: XC2V80 XC2V1000 XC2V2000 XC2V250 XC2V40 XC2V500 lightning event counter AF124 XC2V4000
|
Original |
DS031-1 18-bit 18-bit BG728 DS031-4 XC2V1500 XC2V80 XC2V1000 XC2V2000 XC2V250 XC2V40 XC2V500 lightning event counter AF124 XC2V4000 | |
BG728
Abstract: CS144 FG256 FG676 xc2v1000 AE38 65B11 AF124 J377 Model 435 load cell
|
Original |
DS031 DS031-1 DS031-3 DS031-2 CS144) FG256) BG728) FF1152) BF957) DS031-4 BG728 CS144 FG256 FG676 xc2v1000 AE38 65B11 AF124 J377 Model 435 load cell | |
xc2v1000
Abstract: XC2V6000-ff1152 XC2V80
|
Original |
DS031-3 xc2v1000 XC2V6000-ff1152 XC2V80 | |
XC2V1000
Abstract: XC2V1000 complete datasheet FF1152 DS031-4 v3.4 AF124 XC2V3000
|
Original |
DS031 18-Kb 18-Bit DS031-4 XC2V1000 XC2V1000 complete datasheet FF1152 DS031-4 v3.4 AF124 XC2V3000 | |
XC2V1500
Abstract: FG256 FG676 BG728 CS144 AL205 LVDCI25 661129 j337 wireless encrypt
|
Original |
DS031 DS031-1 DS031-3 DS031-2 FF1152) BF957) DS031-4 XC2V1500 FG256 FG676 BG728 CS144 AL205 LVDCI25 661129 j337 wireless encrypt | |
digital FIR Filter verilog code
Abstract: XC2V6000 XC2V1000 XC2V1500 XC2V2000 XC2V250 XC2V40 XC2V500 XC2V80 K217
|
Original |
DS031-1 18-bit DS031-4 digital FIR Filter verilog code XC2V6000 XC2V1000 XC2V1500 XC2V2000 XC2V250 XC2V40 XC2V500 XC2V80 K217 | |
fgg 484
Abstract: FGG676 MAKING A10 BGA R 2.8 no pinout 4 testbench verilog ram 16 x 4 vhdl code for carry select adder using ROM XC2V3000 abe 442 AM3 Processor Functional Data Sheet circuit for conventional inverter for the BGG system
|
Original |
DS031 DS031-1 DS031-3 DS031-2 18-Kb 18-Bit DS031-4 fgg 484 FGG676 MAKING A10 BGA R 2.8 no pinout 4 testbench verilog ram 16 x 4 vhdl code for carry select adder using ROM XC2V3000 abe 442 AM3 Processor Functional Data Sheet circuit for conventional inverter for the BGG system | |
BLVDS-25
Abstract: LVDSEXT-25 4564 RAM XC2VP70 FF1704 pinout XC2V1000 Pin-out XC2V1500 XC2V2000 XC2V3000 XC2V6000 XC2V8000
|
Original |
FF896 FF1152 FF11486 10Gbps BLVDS-25 LVDSEXT-25 4564 RAM XC2VP70 FF1704 pinout XC2V1000 Pin-out XC2V1500 XC2V2000 XC2V3000 XC2V6000 XC2V8000 | |
XC2V1000 Pin-out
Abstract: Virtex-II MAKING A10 BGA matrix m21 IEEE1532 XC2V1000 XC2V1500 XC2V250 XC2V40 XC2V500
|
Original |
DS031-1 18-Kbit 18-bige. XC2V1500 FG676 FF1152, FF1517, BF957 DS031-3, DS031-1, XC2V1000 Pin-out Virtex-II MAKING A10 BGA matrix m21 IEEE1532 XC2V1000 XC2V250 XC2V40 XC2V500 | |
6 tap FIR Filter
Abstract: xc2*1000 xc2v1000 matrix m21 BG728 CS144 FG256 FG676 AF124 XC2V1500
|
Original |
DS031 DS031-1 DS031-3 DS031-2 CS144) FG256) BG728) FF1152) BF957) DS031-4 6 tap FIR Filter xc2*1000 xc2v1000 matrix m21 BG728 CS144 FG256 FG676 AF124 XC2V1500 | |
FGG676
Abstract: H327 circuit for conventional inverter for the BGG system fgg 484 matrix m21 FF1152 FGG256 wireless encrypt AG244 XC2V3000
|
Original |
DS031 18-Kb 18-Bit DS031-4 FGG676 H327 circuit for conventional inverter for the BGG system fgg 484 matrix m21 FF1152 FGG256 wireless encrypt AG244 XC2V3000 | |
|
|||
XC2V80
Abstract: XC2V1500 XC2V2000 XC2V250 XC2V40 XC2V500 XC2V1000 CLK27 AF124 XC2V4000
|
Original |
DS031-1 18-bit CS144) FG256) BG728) FF1152) BF957) DS031-4 XC2V80 XC2V1500 XC2V2000 XC2V250 XC2V40 XC2V500 XC2V1000 CLK27 AF124 XC2V4000 | |
XC2V1000
Abstract: XC2V3000 SEU DS031-2 xilinx XC2V3000 READBACK AF124 XC2V8000 XC2V80 XC2V1500 XC2V2000 XC2V3000
|
Original |
DS031-1 18-bit XC2V1500 FG676 FF1152, FF1517, BF957 DS031-3, DS031-1, XC2V1000 XC2V3000 SEU DS031-2 xilinx XC2V3000 READBACK AF124 XC2V8000 XC2V80 XC2V2000 XC2V3000 | |
XC2V1500
Abstract: XC2V3000 READBACK wireless encrypt XC2V80 IO-L93N XC2V3000 XC2V4000 XC2V6000
|
Original |
DS031-1 18-bit BG728 DS031-1, DS031-3, DS031-2, DS031-4, DS031-4 XC2V1500 XC2V3000 READBACK wireless encrypt XC2V80 IO-L93N XC2V3000 XC2V4000 XC2V6000 | |
LVDCI33
Abstract: IEEE1532 XC2V1000 XC2V1500 XC2V250 XC2V40 XC2V500 XC2V80 Software in VHDL AF124
|
Original |
DS031-1 18-Kbit 18-bit XC2V1500 FG676 DS031-3, DS031-4, DS031-1, DS031-2, LVDCI33 IEEE1532 XC2V1000 XC2V250 XC2V40 XC2V500 XC2V80 Software in VHDL AF124 | |
Contextual Info: Virtex-II 1.5V Field-Programmable Gate Arrays R DS031-3 v1.5 April 23, 2001 Advance Product Specification Virtex -II Electrical Characteristics Virtex-II devices are provided in -4, -5, and -6 speed grades, with -6 having the highest performance. commercial device). However, only selected speed grades |
Original |
DS031-3 XC2V1500 FG676 DS031-3, DS031-4, DS031-1, DS031-2, DS031-4 | |
IO-L93N
Abstract: XC2V2000 XC2V10000
|
Original |
DS031-1 18-Kbit CS144 FG256 DS031-1, DS031-2, DS031-3, DS031-4, IO-L93N XC2V2000 XC2V10000 | |
wireless encrypt
Abstract: XC2V8000 IO-L93N XC2V2000
|
Original |
DS031-1 18-Kbit 18-bit FG676 FF1152, FF1517, BF957 DS031-1, DS031-3, wireless encrypt XC2V8000 IO-L93N XC2V2000 | |
XC2V2000
Abstract: XC2V10000
|
Original |
DS031-1 18-Kbit XC2V1500 FG676 DS031-1, DS031-3, DS031-2, DS031-4, DS031-4 XC2V2000 XC2V10000 | |
LVDSEXT-25
Abstract: BLVDS-25 LVDSEXT25 bga 896 BGA 31 x 31 mm XC2V80 XC2V8000 XC2V40 XC2V250 XC2V500
|
Original |
XC2V250 XC2V500 XC2VP20 XC2VP50 XC2V40 XC2V80 XC2V1000 XC2V1500 XC2V2000 XC2V3000 LVDSEXT-25 BLVDS-25 LVDSEXT25 bga 896 BGA 31 x 31 mm XC2V8000 | |
bga 1296
Abstract: XC2V80 LVDSEXT25 BLVDS-25 LVDSEXT-25
|
Original |
XC2V1000 XC2V1500 XC2V2000 XC2V3000 XC2V4000 XC2V6000 XC2V8000 XC2V250 XC2V500 XCV100E bga 1296 XC2V80 LVDSEXT25 BLVDS-25 LVDSEXT-25 |