X TAD 12 MHZ Search Results

Contextual Info: MOTOROLA Order this document by MPC27T416/D SEMICONDUCTOR TECHNICAL DATA Advance Information MPC27T416 16K x 16 Bit Cache Tag RAM for PowerPC Processors The MPC27T416 is a 262,144 bit cache–tag static RAM designed to support PowerPC microprocessors at bus speeds up to 66 MHz. It is organized as 16K

TAG C2 255 800

Abstract: 51 TAG MPC27T416TQ10 TAG circuitry MPC27T416 MPC27T416TQ12 MPC27T416TQ9 semi active tag
Contextual Info: MOTOROLA Order this document by MPC27T416/D SEMICONDUCTOR TECHNICAL DATA Advance Information MPC27T416 16K x 16 Bit Cache Tag RAM for PowerPC Processors The MPC27T416 is a 262,144 bit cache–tag static RAM designed to support PowerPC microprocessors at bus speeds up to 66 MHz. It is organized as 16K

Contextual Info: MOTOROLA Order this document by MPC27T415/D SEMICONDUCTOR TECHNICAL DATA Advance Information MPC27T415 16K x 15 Bit Cache Tag RAM for PowerPC Processors The MPC27T415 is a 245,760 bit cache–tag static RAM designed to support PowerPC microprocessors at bus speeds up to 66 MHz. It is organized as 16K

51 TAG

Abstract: TAG circuitry MPC27T415 IDT71216 MPC27T415TQ10 MPC27T415TQ12 MPC27T415TQ9
Contextual Info: MOTOROLA Order this document by MPC27T415/D SEMICONDUCTOR TECHNICAL DATA Advance Information MPC27T415 16K x 15 Bit Cache Tag RAM for PowerPC Processors The MPC27T415 is a 245,760 bit cache–tag static RAM designed to support PowerPC microprocessors at bus speeds up to 66 MHz. It is organized as 16K

Contextual Info: MOTOROLA SEMICONDUCTOR TECHNICAL DATA 16K x 15 Bit Cache Tag RAM for PowerPC Processors The MPC27T415 is a 245,760 bit cache-tag static RAM designed to support PowerPC microprocessors at bus speeds up to 66 MHz. It is organized as 16K words of 15 bits each. There are 12 common I/O tag bits and 3 separate I/O status

Contextual Info: MOTOROLA SEMICONDUCTOR TECHNICAL DATA 16K x 16 Bit Cache Tag RAM for PowerPC Processors The MPC27T416 is a 262,144 bit cache-tag static RAM designed to support PowerPC microprocessors at bus speeds up to 66 MHz. It is organized as 16K words of 16 bits each. There are 14 common I/O tag bits and 2 separate I/O

Contextual Info: Order this document SEMICONDUCTOR TECHNICAL DATA by MPC27T415/D MPC27T415 Advance Information 16K x 15 Bit Cache Tag RAM for PowerPC Processors The MPC27T415 is a 245,760 bit cache-tag static RAM designed to support PowerPC microprocessors at bus speeds up to 66 MHz. It is organized as 16K

HE2V

Contextual Info: MOTOROLA Order this document SEMICONDUCTOR TECHNICAL DATA by MPC27T416/D MPC27T416 Advance Information 16K x 16 Bit Cache Tag RAM for PowerPC Processors The MPC27T416 is a 262,144 bit cache-tag static RAM designed to support PowerPC microprocessors at bus speeds up to 66 MHz. It is organized as

Contextual Info: MOTOROLA Order this docum ent by MPC27T416/D SEMICONDUCTOR TECHNICAL DATA MPC27T416 Advance Information 16K x 16 Bit Cache Tag RAM for PowerPC Processors The MPC27T416 is a 262,144 bit cache-tag static RAM designed to support PowerPC microprocessors at bus speeds up to 66 MHz. It is organized as 16K

mn103sd

Contextual Info: MN103SD0 Series MN103SD0N MN103SFD0R Mask ROM FLASH ROM byte 768K 1024K RAM (byte) 32K 40K Type Internal ROM type Package (Lead-free) Minimum Instruction Execution Time UBGA257-P-1111A (Under development) 16.7 ns (at 1.65 V to 1.95 V, 60 MHz) • Interrupts

ADE-602-096

Abstract: Hitachi DSA00276 hd6417729f hitachi 243247
Contextual Info: Hitachi SuperH RISC engine SH7729 Datasheet ADE-202-078 Rev. 1.0 Jun. 2001 Contents Section 1 1.1 1.2 1.3 SH7729

adm9

Abstract: MN103SF57G
Contextual Info: MN103S57 Series Type Internal ROM type MN103S57G MN103SF57G Mask ROM FLASH ROM byte 128K RAM (byte) 16K LQFP100-P-1414A Package (Lead-free) Minimum Instruction Execution Time 25.0 ns (at 3.0 V to 3.6 V, 40 MHz) • Interrupts RESET, IRQ x 8, NMI, Timer × 28, SIF × 10, I2C × 2, DMA × 12, WDT, A/D, System error

Contextual Info: MN103S57G Type MN103S57G Command ROM x× 64-bit 128 K-byte Data RAM (×× 32-bit) 16 K-byte Package LQFP100-P-1414 *Lead-free Minimum Instruction Execution Time 25.0 ns (at 3.0 V to 3.6 V, 40 MHz) Interrupts • RESET • IRQ × 8 • NMI • Timer × 28 • SIF × 10 • I 2C × 2

Contextual Info: MN103S97N Type MN103S97N under development Command ROM (x× 64-bit) 512 K-byte Data RAM (×× 32-bit) 24 K-byte Package MBGA255-C-1111A *Lead-free Minimum Instruction Execution Time 16 ns (at 1.65 V to 1.95 V, 60 MHz) Interrupts • RESET • IRQ × 11 • NMI • Key input • Timer × 40 • Input capture × 16 • PWM × 5 • SIF × 17

AN10

Abstract: AN11 MN103S57G
Contextual Info: MN103S57 Series Type Internal ROM type MN103S57G MN103SF57G Mask ROM FLASH ROM byte 128K RAM (byte) 16K LQFP100-P-1414A Package (Lead-free) Minimum Instruction Execution Time 25.0 ns (at 3.0 V to 3.6 V, 40 MHz) • Interrupts RESET. IRQ x 8. NMI. Timer × 28. I2C × 2. SIF × 10. DMA × 12. WDT. A/D. System error

Contextual Info: MN103S57 Series Type Internal ROM type MN103S57G MN103SF57G Mask ROM FLASH ROM byte 128K RAM (byte) 16K LQFP100-P-1414A Package (Lead-free) Minimum Instruction Execution Time 25.0 ns (at 3.0 V to 3.6 V, 40 MHz) • Interrupts RESET. IRQ x 8. NMI. Timer × 28. I2C × 2. SIF × 10. DMA × 12. WDT. A/D. System error

Contextual Info: MN103S57G MN103S57G Type MN103SF57G Mask ROM Internal ROM type FLASH ROM byte 128K RAM (byte) 16K LQFP100-P-1414A Package (Lead-free) Minimum Instruction Execution Time 25.0 ns (at 3.0 V to 3.6 V, 40 MHz) • Interrupts RESET, IRQ x 8, NMI, Timer × 28, SIF × 10, I²C × 2, DMA × 12, WDT, A/D, System error

Contextual Info: MN103S57G Type MN103S57G Command ROM x× 64-bit 128 K-byte Data RAM (×× 32-bit) 16 K-byte Package LQFP100-P-1414 *Lead-free Minimum Instruction Execution Time 25.0 ns (at 3.0 V to 3.6 V, 40 MHz) Interrupts • RESET • IRQ × 8 • NMI • Timer × 28 • SIF × 10 • I 2C × 2

12WDT

Contextual Info: MN103S57 Series Type Internal ROM type MN103S57G MN103SF57G Mask ROM FLASH ROM byte 128K RAM (byte) 16K LQFP100-P-1414A Package (Lead-free) Minimum Instruction Execution Time 25.0 ns (at 3.0 V to 3.6 V, 40 MHz) • Interrupts RESET, IRQ x 8, NMI, Timer × 28, SIF × 10, I2C × 2, DMA × 12, WDT, A/D, System error

Contextual Info: MN103S57G Type MN103S57G Command ROM x× 64-bit 128 K-byte Data RAM (×× 32-bit) 16 K-byte Package LQFP100-P-1414 *Lead-free Minimum Instruction Execution Time 25.0 ns (at 3.0 V to 3.6 V, 40 MHz) Interrupts • RESET • IRQ × 8 • NMI • Timer × 28 • SIF × 10 • I 2C × 2

Contextual Info: MN103SD0 Series MN103SD0Q MN103SFD0R Mask ROM FLASH ROM byte 768K 1024K RAM (byte) 32K 40K Type Internal ROM type Package (Lead-free) Minimum Instruction Execution Time UBGA257-P-1111A (ES (Engineering Sample) available) 16.7 ns (at 2.7 V to 3.6 V, 60 MHz)

mn103sd

Abstract: 76-P-16 UBGA257-P-1111A
Contextual Info: MN103SD0 Series MN103SD0Q MN103SFD0R Mask ROM FLASH ROM byte 768K 1024K RAM (byte) 32K 40K Type Internal ROM type Package (Lead-free) Minimum Instruction Execution Time UBGA257-P-1111A 16.7 ns (at 2.7 V to 3.6 V, 60 MHz) • Interrupts RESET. IRQ x 11. NMI. Key input. Timer × 32. Input capture × 16. PWM × 6. SIF × 24. I2C × 4. DMA × 18. WDT. A/D. System error

bt 1488

Abstract: diode marking code 4n phe 450 rn SH7000 SH7600 SH7708 SH7708R SH7708S 63A18 Hitachi DSA00200
Contextual Info: SH7708 Series SH7708, SH7708S, SH7708R Hardware Manual ADE-602-105D Rev.5.0 09/09/98 Hitachi, Ltd. Cautions 1. Hitachi neither warrants nor grants licenses of any rights of Hitachi’s or any third party’s patent, copyright, trademark, or other intellectual property rights for information contained in

Contextual Info: MN103SD0 Series MN103SD0Q MN103SFD0R Mask ROM FLASH ROM byte 768K 1024K RAM (byte) 32K 40K Type Internal ROM type Package (Lead-free) Minimum Instruction Execution Time UBGA257-P-1111A 16.7 ns (at 2.7 V to 3.6 V, 60 MHz) • Interrupts RESET. IRQ x 11. NMI. Key input. Timer × 32. Input capture × 16. PWM × 6. SIF × 24. I2C × 4. DMA × 18. WDT. A/D. System error