Part Number
    Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    VERILOG CODE VOLTAGE REGULATOR Search Results

    VERILOG CODE VOLTAGE REGULATOR Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    TCR3DF18
    Toshiba Electronic Devices & Storage Corporation LDO Regulator, Fixed Output, 1.8 V, 300 mA, SOT-25 (SMV) Datasheet
    TCR15AGADJ
    Toshiba Electronic Devices & Storage Corporation LDO Regulator, Adjustable Output, 0.6 to 3.6 V, 1500 mA, WCSP6F Datasheet
    TCR3RM28A
    Toshiba Electronic Devices & Storage Corporation LDO Regulator, Fixed Output, 2.8 V, 300 mA, DFN4C/DFN4F Datasheet
    TCR2LF18
    Toshiba Electronic Devices & Storage Corporation LDO Regulator, Fixed Output, 1.8 V, 200 mA, SOT-25 (SMV) Datasheet
    TCR13AGADJ
    Toshiba Electronic Devices & Storage Corporation LDO Regulator, Adjustable Output, 0.55 to 3.6 V, 1300 mA, WCSP6F Datasheet

    VERILOG CODE VOLTAGE REGULATOR Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    AT 2005B Schematic Diagram

    Abstract: SDC 2005B led matrix 8x64 message circuit 16X2 LCD vhdl CODE AT 2005B AT 2005B at temperature controlled fan project circuit diagram of 8-1 multiplexer design logic led schema alu project based on verilog
    Contextual Info: Quartus II Version 7.0 Handbook Volume 1: Design & Synthesis Preliminary Information 101 Innovation Drive San Jose, CA 95134 408 544-7000 http://www.altera.com QII5V1-7.0 Copyright 2007 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and


    Original
    PDF

    verilog code for 32 bit risc processor

    Abstract: vhdl code for usart 35x35 bga Sun Enterprise 250 Sun Ultra 30 DesignWare SPI 0.18 um CMOS free vhdl code download for usart NEC-V850 PZT driver design
    Contextual Info: GS30TR 0.15-µm CMOS Standard Cell/Gate Array Version 1.0 September 23, 1999 Copyright  Texas Instruments Incorporated, 1999 The information and/or drawings set forth in this document and all rights in and to inventions disclosed herein and patents which might be granted thereon disclosing or employing the


    Original
    GS30TR verilog code for 32 bit risc processor vhdl code for usart 35x35 bga Sun Enterprise 250 Sun Ultra 30 DesignWare SPI 0.18 um CMOS free vhdl code download for usart NEC-V850 PZT driver design PDF

    electronic power generator using transistor projects

    Abstract: verilog code voltage regulator vhdl VHDL code for ADC and DAC SPI with FPGA FPGA based dma controller using vhdl verilog code for DFT XC2V8000 ADC07 usb programmer xilinx free verilog code for parallel flash memory source code verilog for matrix transformation
    Contextual Info: Using ARM Core-based Flash MCUs as a Platform for Custom Systems-on-Chip 16-Feb-06 Peter Bishop, Communications Manager, Atmel Rousset Summary Advances in process technology are making it possible to fabricate systems-on-chip SoCs containing hundreds of millions of transistors operating at gigahertz clock frequencies in a


    Original
    16-Feb-06 electronic power generator using transistor projects verilog code voltage regulator vhdl VHDL code for ADC and DAC SPI with FPGA FPGA based dma controller using vhdl verilog code for DFT XC2V8000 ADC07 usb programmer xilinx free verilog code for parallel flash memory source code verilog for matrix transformation PDF

    EP1S10

    Abstract: EP1S25
    Contextual Info: Stratix FPGA Family Errata Sheet January 2007, ver. 3.1 This errata sheet provides updated information on Stratix devices. This document addresses known issues and includes methods to work around the issues. Table 1 shows these issues and which Stratix devices each issue affects.


    Original
    PDF

    16X2 LCD vhdl CODE

    Abstract: DE2-115 EP4CE115F29 philips DVD player with usb port circuit diagram vhdl code for lcd display for DE2 altera LCD display module 16x2 HD44780 altera de2 zt3232 altera de2 board sd card simple vhdl de2 audio codec interface
    Contextual Info: 1 CONTENTS Chapter 1 DE2-115 Package . 4 1.1 Package Contents . 4


    Original
    DE2-115 DE2-115 Table4-15 16X2 LCD vhdl CODE EP4CE115F29 philips DVD player with usb port circuit diagram vhdl code for lcd display for DE2 altera LCD display module 16x2 HD44780 altera de2 zt3232 altera de2 board sd card simple vhdl de2 audio codec interface PDF

    sinc Filter verilog code

    Abstract: float point IIR Filter ADC Verilog Implementation
    Contextual Info: Isolated Sigma-Delta Modulator AD7400 Data Sheet FEATURES GENERAL DESCRIPTION 10 MHz clock rate Second-order modulator 16 bits no missing codes ±2 LSB INL typical at 16 bits 3.5 V/°C maximum offset drift On-board digital isolator On-board reference Low power operation: 18 mA maximum at 5.25 V


    Original
    16-lead AD7400 AD74001 AD7400YRWZ AD7400YRWZ-REEL AD7400YRWZ-REEL7 EVAL-AD7400EDZ sinc Filter verilog code float point IIR Filter ADC Verilog Implementation PDF

    verilog code for decimation filter

    Abstract: xilinx FPGA implementation of IIR Filter verilog code for iir filter sinc filter circuit implementation digital IIR Filter verilog code digital FIR Filter verilog code AD7401A verilog code for histogram verilog code for sine wave using FPGA ad400
    Contextual Info: Isolated Sigma-Delta Modulator AD7400A FEATURES GENERAL DESCRIPTION 10 MHz clock rate Second-order modulator 16 bits, no missing codes ±2 LSB INL typical at 16 bits 1.5 V/°C typical offset drift On-board digital isolator On-board reference ±250 mV analog input range


    Original
    AD7400A 16-lead AD7401A, AD7400A AD7400AYNSZ AD7400AYRWZ AD7400AYRWZ-RL EVAL-AD7400AEDZ 03-27-2007-B verilog code for decimation filter xilinx FPGA implementation of IIR Filter verilog code for iir filter sinc filter circuit implementation digital IIR Filter verilog code digital FIR Filter verilog code AD7401A verilog code for histogram verilog code for sine wave using FPGA ad400 PDF

    AD7401A

    Contextual Info: Isolated Sigma-Delta Modulator AD7401A FEATURES GENERAL DESCRIPTION 20 MHz maximum external clock rate Second-order modulator 16 bits, no missing codes ±2 LSB INL typical at 16 bits 1 V/°C typical offset drift On-board digital isolator On-board reference


    Original
    AD7401A 16-lead AD7400A AD7401A1 RW-16) AD7401AYRWZ AD7401AYRWZ-RL EVAL-AD7401AEDZ AD7401A PDF

    W65C832PXB Datasheet

    Abstract: W65C832PXB 40 pin LCD connector led verilog SATA dual digit 7 segment display 9 pin configuration dual 7 segment display
    Contextual Info: FEBRUARY 3, 2014 W65C832PXB Datasheet W65C832PXB Datasheet WDC reserves the right to make changes at any time without notice in order to improve design and supply the best possible product. Information contained herein is provided gratuitously and without liability, to any user. Reasonable


    Original
    W65C832PXB W65C832PXB W65C832PXB Datasheet 40 pin LCD connector led verilog SATA dual digit 7 segment display 9 pin configuration dual 7 segment display PDF

    Video sync splitter lm

    Abstract: sdi to hdmi converter ic hd-SDI splitter hdmi CONVERTER SDI IC Current-Mode PWM Controller 6-SOIC 555 timer SPICE model video sdi splitter catalog 4000 single family smd cmos ypbpr video splitter smd code FX mosfet
    Contextual Info: Professional and Broadcast Video Solutions Guide www.national.com/sdi 2009 Vol. 1 SDI Solutions SerDes Solutions Clock and Timing Solutions Analog Video Solutions Audio Solutions Power Solutions Design Resources 84 Enabling Energy Efficiency Through PowerWise Video Solutions


    Original
    PDF

    MCP1256

    Abstract: MCP1259 3M Philippines
    Contextual Info: MCP1256/7/8/9 Charge Pump Evaluation Board User’s Guide 2006 Microchip Technology Inc. DS51603A Note the following details of the code protection feature on Microchip devices: • Microchip products meet the specification contained in their particular Microchip Data Sheet.


    Original
    MCP1256/7/8/9 DS51603A DS51603A-page MCP1256 MCP1259 3M Philippines PDF

    sle 66r01p

    Abstract: SLE66R01P 66R01L 66R01P nfc antenna design NXP 14443-3 type A command read write 66R01PN SLE66 murata nfc antenna NFC Tags
    Contextual Info: my- d mov e my- d™ mov e N FC S LE 66 R01 P S LE 66 R01 P N Intelligent 1216 bit EEPROM with Contactless Interface compliant to ISO/IEC 14443-3 Type A and support of NFC Forum™ Type 2 Tag Operation Sh o rt P ro d u c t I n fo r m a ti o n 2011-11-24


    Original
    66R01P 66R01PN sle 66r01p SLE66R01P 66R01L nfc antenna design NXP 14443-3 type A command read write SLE66 murata nfc antenna NFC Tags PDF

    4pin opto isolator

    Abstract: energy meter ic 0038 MCP3905A transformer pst 39 4pin male connector PCB Mount VR1 7805 DS21948 ac transformer microchip PICmicro Reference Manual PICC-18
    Contextual Info: MCP3905A/06A Evaluation Board User’s Guide 2009 Microchip Technology Inc. DS51567B Note the following details of the code protection feature on Microchip devices: • Microchip products meet the specification contained in their particular Microchip Data Sheet.


    Original
    MCP3905A/06A DS51567B DS51567B-page 4pin opto isolator energy meter ic 0038 MCP3905A transformer pst 39 4pin male connector PCB Mount VR1 7805 DS21948 ac transformer microchip PICmicro Reference Manual PICC-18 PDF

    DIODE SMD c336

    Abstract: xcf025 xcf02sv020 b30 c300 DIODE cd c326 MOLEX 87832-1420 SMD fuse P200 xcf02sv020c smdc110f XCF025V
    Contextual Info: High Speed Deserialization Board HSDB HSC-ADC-FPGA FUNCTIONAL BLOCK DIAGRAM MULTI-CHANNEL ADC EVALUATION BOARD POWER SUPPLY SERIAL LVDS PER ADC FILTERED ANALOG INPUT CLOCK CIRCUIT HSC-ADC-FPGA HSC-ADC-EVALA/B-DC +3V XILINX FPGA XC2V250 FIFO1 32k SPI CLOCK INPUT


    Original
    XC2V250 120-PIN XC2V250-5FG256C AD9287, AD9219, AD9228, AD9229, AD9259 EB05053-0-11/05 DIODE SMD c336 xcf025 xcf02sv020 b30 c300 DIODE cd c326 MOLEX 87832-1420 SMD fuse P200 xcf02sv020c smdc110f XCF025V PDF

    spice model Tunnel diode

    Abstract: dpsN TUNNEL DIODE spice model
    Contextual Info: 0.6 µm Process XT06 MIXED-SIGNAL FOUNDRY EXPERTS 0.6 Micron Modular Trench Isolated SOI CMOS Technology Description The XT06 Series completes X-FAB's 0.6 Micron Modular Mixed Signal Technology. XT06 uses dielectric isolation on SOI wafers. This allows unrestricted 60 V high and low side operation


    Original
    PDF

    h044

    Contextual Info: Stratix V Device Design Guidelines AN-625-1.1 Application Note This application note provides a set of design guidelines, recommendations, and a list of factors to consider for designs that use Altera Stratix® V FPGAs. It is important to follow Altera recommendations throughout the design process for high-density,


    Original
    AN-625-1 h044 PDF

    vhdl code for lvds driver

    Abstract: g2nf LVDS TTL TCON OUT panels - Quad LVDS interface G3PF
    Contextual Info: FPD87392 FPD87392BXB +3.3V TFT-LCD Timing Controller with Dual LVDS Inputs/Dual RSDS Outputs for TFT-LCD Monitor and Notebook SXGA/SXGA+/UXGA Literature Number: SNOSAD3A FPD87392BXB +3.3V TFT-LCD Timing Controller with Dual LVDS Inputs/Dual RSDS Outputs for TFT-LCD Monitor and


    Original
    FPD87392 FPD87392BXB FPD87392BXB vhdl code for lvds driver g2nf LVDS TTL TCON OUT panels - Quad LVDS interface G3PF PDF

    Contextual Info: Cyclone III Design Guidelines AN-466-2.2 Application Note This document summarizes the various aspects of the Cyclone III device, and highlights the Quartus II software features that you should consider when you are designing with the Cyclone III devices. With good design practice and clear


    Original
    AN-466-2 PDF

    XH035

    Contextual Info: 0.35 m Process Family: XH035 0.35 Micron Modular Analog Mixed Signal Technology with RF capability and HV Extensions DESCRIPTION The XH035 series is X-FAB’s 0.35-micron Modular RF capable Mixed Signal Technology. Main target applications are standard cell, semi-custom and


    Original
    XH035 XH035 35-micron PDF

    7 Series FPGAs GTP Transceivers User Guide, UG482 v1.5

    Contextual Info: 7 Series FPGAs GTP Transceivers User Guide UG482 v1.6 August 28, 2013 Notice of Disclaimer The information disclosed to you hereunder (the “Materials”) is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available “AS IS” and with all faults, Xilinx hereby DISCLAIMS ALL


    Original
    UG482 7 Series FPGAs GTP Transceivers User Guide, UG482 v1.5 PDF

    display lcd 16x2 232

    Abstract: CY8C3866 J6 SMD Philips ECG catalog CY8C3866AXI-040 push button using psoc to activate a counter CY8C5588AXI-060 3m 3335 10 pin ribbon cable philips ecg component guide doc lcd 16x2 14 pin
    Contextual Info: CY8CKIT-001 PSoC Development Kit Guide Doc. # 001-48651 Rev. *E April 19, 2011 Cypress Semiconductor 198 Champion Court San Jose, CA 95134-1709 Phone USA : 800.858.1810 Phone (Intnl): 408.943.2600 http://www.cypress.com Copyrights Copyrights Cypress Semiconductor Corporation, 2009-2011. The information contained herein is subject to change without notice.


    Original
    CY8CKIT-001 727-CY8CKIT-009A CY8CKIT-009A display lcd 16x2 232 CY8C3866 J6 SMD Philips ECG catalog CY8C3866AXI-040 push button using psoc to activate a counter CY8C5588AXI-060 3m 3335 10 pin ribbon cable philips ecg component guide doc lcd 16x2 14 pin PDF

    diode zener ph c5v1

    Abstract: lt1085 linear EPCS1SI8 PH C5V1 EPCS16SI8N EPCS4SI8N sdram pcb layout gerber zener pc 838 EPCS128 EPCS16
    Contextual Info: Cyclone Device Handbook, Volume 1 Preliminary Information 101 Innovation Drive San Jose, CA 95134 408 544-7000 http://www.altera.com C5V1-2.3 Copyright 2007 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and


    Original
    PDF

    ep4cgx30f484

    Abstract: EP4CE115 CYIV-5V1-1 EP4CGX EP4CE55 EP4CE15 sigma delta lcd screen lvds 40 pin diagram ep4ce22 ep4ce40
    Contextual Info: Cyclone IV Device Handbook, Volume 1 101 Innovation Drive San Jose, CA 95134 www.altera.com CYIV-5V1-1.5 Copyright 2010 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other


    Original
    PDF

    SBI Temperature Sensor Interface SB-TSI

    Abstract: APIC21 Northbridge MSRC001 htc one s mobile MOTHERBOARD CIRCUIT diagram ea517 E1000 intel gigabit driver hdmi dvi verilog deep color 6880H SBI Temperature Sensor Interface SB-TSI Specification,
    Contextual Info: 43170 Rev 3.13 - February 17, 2012 BKDG for AMD Family 14h Models 00h-0Fh Processors Cover page BIOS and Kernel Developer’s Guide BKDG for AMD Family 14h Models 00h-0Fh Processors Advanced Micro Devices 1 43170 Rev 3.13 - February 17, 2012 BKDG for AMD Family 14h Models 00h-0Fh Processors


    Original
    00h-0Fh SBI Temperature Sensor Interface SB-TSI APIC21 Northbridge MSRC001 htc one s mobile MOTHERBOARD CIRCUIT diagram ea517 E1000 intel gigabit driver hdmi dvi verilog deep color 6880H SBI Temperature Sensor Interface SB-TSI Specification, PDF