OS62400
Abstract: sharc accelerator IIR sharc iir filter list of instructions with corresponding opcodes o sharc 21262 processor programming reference medialb sharc iir filter IIR Accelerator 0X0003FFFF FPGA implementation of IIR Filter fpga based variable length fft processor
Contextual Info: The World Leader in High Performance Signal Processing Solutions SHARC 2146x Processor Overview Ramdas V. Chary DSP Applications Engineer Outline SHARC Roadmap and Markets SHARC 2146x Block Diagram SHARC 2146x Memory Structure and Memory Map New Features on the SHARC 2146x
|
Original
|
2146x90-dayos62400sharc accelerator iir+8sharc iir filterlist of instructions with corresponding opcodes osharc 21262 processor programming referencemedialbsharc iir filter iir accelerator0x0003fffffpga implementation of iir filterfpga based variable length fft processor
|
PDF
|
radix-2 dit fft flow chart
Abstract: 0X0053 radix-2 assembly language programs for fft algorithm 3140625x 8 point fft i3 processor ADSP-2100 variable length fft processor ADSP-2100 Family Assembler Tools
Contextual Info: Software Examples 14.1 14 OVERVIEW This chapter provides a brief summary of the development process that you use to create executable programs for the ADSP-2100 family processors. The summary is followed by a number of software examples that can give you an idea of how to write your own applications.
|
Original
|
adsp-2100radix-2 dit fft flow chart0x0053radix-2+6assembly language programs for fft algorithm3140625x8 point ffti3 processorvariable length fft processoradsp-2100 family assembler tools
|
PDF
|
vhdl code for radix-4 fft
Abstract: vhdl code for FFT 4096 point vhdl code for FFT 16 point fft matlab code using 16 point DFT butterfly matlab code for radix-4 fft ep3sl70f780 VHDL code for radix-2 fft matlab code using 64 point radix 8 5SGXE 2 point fft butterfly verilog code
Contextual Info: FFT MegaCore Function User Guide FFT MegaCore Function User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com UG-FFT-11.1 Subscribe 2011 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos
|
Original
|
ug-fft-11vhdl code for radix-4 fftvhdl code for fft 4096 pointvhdl code for fft 16 point+7fft matlab code using 16 point dft butterflymatlab code for radix-4 fftep3sl70f780vhdl code for radix-2 fftmatlab code using 64 point radix 85sgxe2 point fft butterfly verilog code
|
PDF
|
vhdl code for FFT 32 point
Abstract: fft matlab code using 16 point DFT butterfly verilog code for FFT 32 point fft algorithm verilog 16 point bfp fft verilog code vhdl code for FFT verilog code for floating point adder verilog code for twiddle factor ROM vhdl code for radix-4 fft matlab code using 8 point DFT butterfly
Contextual Info: FFT MegaCore Function User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com MegaCore Version: Document Date: 10.0 July 2010 Copyright 2010 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other
|
Original
|
vhdl code for fft 32 pointfft matlab code using 16 point dft butterflyverilog code for fft 32 pointfft algorithm verilog+616 point bfp fft verilog codevhdl code for fftverilog code for floating point adderverilog code for twiddle factor romvhdl code for radix-4 fftmatlab code using 8 point dft butterfly
|
PDF
|
vhdl code for FFT 32 point
Abstract: matlab code for n point DFT using fft 16 point FFT radix-4 VHDL documentation vhdl code for radix-4 fft 16 point bfp fft verilog code vhdl code for 16 point radix 2 FFT verilog code for single precision floating point multiplication EP3C16F484C6 vhdl code for FFT vhdl code for FFT 4096 point
Contextual Info: FFT MegaCore Function User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com MegaCore Version: Document Date: 9.1 November 2009 Copyright 2009 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other
|
Original
|
vhdl code for fft 32 pointmatlab code for n point dft using fft16 point fft radix-4 vhdl documentationvhdl code for radix-4 fft+616 point bfp fft verilog codevhdl code for 16 point radix 2 fftverilog code for single precision floating point multiplicationep3c16f484c6vhdl code for fftvhdl code for fft 4096 point
|
PDF
|
|
Contextual Info: AN138 The PCS PDSP16510 Simulator Version V.17 Application Note AN138 - 2.0 February 1994 PCS is a standalone program, running under DOS on PC platforms, which will perform a functional simulation of Mitel Semiconductor’s PDSP16510 FFT Processor. The model in
|
Original
|
an138pdsp16510 |
PDF
|
VOCODER
Abstract: ADSP-2195 ADSP-2196 ADSP-21990 ADSP-21991 ADSP-21992 ADSP219X ADSP21XX ADSP-2191 direct addressing mode in adsp-21xx
Contextual Info: W3.5 C/C+ Compiler and Library Manual for ADSP-219x Processors Revision 4.1, October 2003 Part Number: 82-000390-03 Analog Devices, Inc. One Technology Way Norwood, Mass. 02062-9106 Copyright Information 2003 Analog Devices, Inc., ALL RIGHTS RESERVED. This document may not be reproduced in any form without prior, express written
|
Original
|
adsp-219xvocoderadsp-2195adsp-2196+7adsp-21990adsp-21991adsp-21992adsp219xadsp21xxadsp-2191direct addressing mode in adsp-21xx
|
PDF
|
AN138
Abstract: PDSP16510
Contextual Info: AN138 The PCS PDSP16510 Simulator Version V.17 Application Note AN138 - 2.0 February 1994 PCS is a standalone program, running under DOS on PC platforms, which will perform a functional simulation of Zarlink Semiconductor’s PDSP16510 FFT Processor. The model in
|
Original
|
an138pdsp16510pdsp1651 |
PDF
|
AN-138
Contextual Info: AN138 The PCS PDSP16510 Simulator Version V.17 Application Note AN138 - 2.0 February 1994 PCS is a standalone program, running under DOS on PC platforms, which will perform a functional simulation of Zarlink Semiconductor’s PDSP16510 FFT Processor. The model in
|
Original
|
an138pdsp16510an-138 |
PDF
|
sharc iir filter
Abstract: 7.1 theater system sharc accelerator IIR pdf str 5643 5.1 home theatre circuit datasheet circuit for 7.1 home theatre system IIR SIMD sharc iir filter IIR Accelerator
Contextual Info: Hardware Accelerators Boost the Performance of Next-Generation SHARC Processors By Paul Beckmann, DSP Concepts, LLC Summary The recently announced Analog Devices SHARC ADSP-2146x processor incorporates hardware accelerators for implementing three widely used signal processing operations: FIR finite impulse response ,
|
Original
|
adsp-2146xsharc iir filter7.1 theater systemsharc accelerator iir+5pdf str 56435.1 home theatre circuit datasheetcircuit for 7.1 home theatre systemiir simdsharc iir filter iir accelerator
|
PDF
|
|
Contextual Info: BCM3138 DUAL UNIVERSAL ADVANCED TDMA PHY-LAYER BURST RECEIVER FEATURES • • • • • • • • • • • • On-board 10-bit analog-to-digital converters for each channel Direct sampling option for DOCSIS and EuroDOCSIS via 12-bit digital input operating at 160 MHz with LVDS or TTL level interface options
|
Original
|
bcm313810-bit12-bitbcm3034+2bcm32123138-pb04-r
|
PDF
|
demodulator docsis
Abstract: BCM3034 BCM3138 BCM3212 4 channel RF modulator BPSK DEMODULATORS
Contextual Info: BCM3138 PRODUCT Brief BCM3138 DUAL UNIVERSAL ADVANCED PHY BURST RECEIVER B C M 3 1 3 8 S U M M A R Y F E AT U R E S BCM3138 is a universal headend advanced • The physical layer QPSK/QAM burst receiver DOCSIS/EuroDOCSIS based, IEEE 802.14, DAVIC • and DVB compliant
|
Original
|
bcm3138bcm3138qpsk/qam64demodulation10-bit+712-bitbcm3034bcm32123138-pb00-r-4demodulator docsis4 channel rf modulatorbpsk demodulators
|
PDF
|
adc equalizer ss -11
Abstract: modulator qpsk 8 QAM modulator demodulator modem BCM3034 BCM3138 BCM3212 Universal burst receiver QAM
Contextual Info: BCM3138 PRODUCT Brief DUAL UNIVERSAL ADVANCED TDMA PHY-LAYER BURST RECEIVER B C M 3 1 3 8 S U M M A R Y F E AT U R E S BCM3138 is a universal headend advanced TDMA • The physical layer QPSK/QAM burst receiver DOCSIS/EuroDOCSIS-based, IEEE 802.14, DAVIC • and
|
Original
|
bcm3138bcm3138qpsk/qam10-bitbcm3034+6bcm32123138-pb01-r-11adc equalizer ss -11modulator qpsk8 qam modulator demodulator modemuniversal burst receiver qam
|
PDF
|
16 QAM receiver block diagram
Abstract: BPSK DEMODULATORS BCM3034 Decimator Universal burst receiver QAM BCM3138 BCM3212 variable length fft processor Ingress Cancellation m-qam modulation
Contextual Info: BCM3138 PRODUCT Brief DUAL UNIVERSAL ADVANCED TDMA PHY-LAYER BURST RECEIVER B C M 3 1 3 8 S U M M A R Y F E AT U R E S BCM3138 is a universal headend advanced TDMA • The physical layer QPSK/QAM burst receiver DOCSIS/EuroDOCSIS-based, IEEE 802.14, DAVIC • and
|
Original
|
bcm3138bcm3138qpsk/qam10-bitbcm3034+9bcm32123138-pb02-r-416 qam receiver block diagrambpsk demodulatorsdecimatoruniversal burst receiver qamvariable length fft processoringress cancellationm-qam modulation
|
PDF
|
|
|
|
Contextual Info: BCM3140 DUAL UNIVERSAL ADVANCED TDMA/SCDMA PHY-LAYER BURST RECEIVER SUMMARY OF BENEFITS FEATURES • • • • • • • • • • • Programmable demodulation including BPSK, QPSK, 8, 16, 32, 64, 128 and 256 QAM formats Variable symbol rates from 160 Kilobaud to 5.12 Megabaud providing
|
Original
|
bcm314012-bitbcm3040bcm3214+13140-pb02-r
|
PDF
|
FFT DSC freescale
Abstract: MC56F8037 c code iir filter design DSP56800 LM385-ADJ AN1933 AN1947 DSP56F800 DSP56F805 MC56F8000
Contextual Info: Freescale Semiconductor Application Note Document Number: AN3599 Rev.0, 07/2008 Digital Signal Processing and ADC/DAC for DSP56800/E by: XiangJun Rong Systems and Applications Engineering Asia/Pacific Region 1 Introduction The DSP56800/E is Freescale’s 16-bit fixed-point digital
|
Original
|
an3599dsp56800/e16-bitdsp56f80x+12mc56f83xxmc56f80xxfft dsc freescalemc56f8037c code iir filter designdsp56800lm385-adjan1933an1947dsp56f800dsp56f805mc56f8000
|
PDF
|
BCM3140
Abstract: CAble HEADEND BCM3040 Broadcom RECEIVER demodulator docsis BCM3214
Contextual Info: BCM3140 PRODUCT Brief DUAL UNIVERSAL ADVANCED TDMA/SCDMA PHY-LAYER BURST RECEIVER B C M 3 1 4 0 S U M M A R Y F E AT U R E S BCM3140 is a universal headend advanced TDMA • The and SCDMA physical layer QPSK/QAM burst receiver DOCSIS 2.0 based, IEEE 802.14, DAVIC and DVB
|
Original
|
bcm3140rates32012-bitbcm3040+5bcm32143140-pb01-r-11cable headendbroadcom receiverdemodulator docsis
|
PDF
|
BCM3140
Abstract: CMTS BCM3214 BCM3040 CAble HEADEND
Contextual Info: BCM3140 PRODUCT Brief DUAL UNIVERSAL ADVANCED TDMA/SCDMA PHY-LAYER BURST RECEIVER B C M 3 1 4 0 S U M M A R Y F E AT U R E S BCM3140 is a universal headend advanced TDMA • The and SCDMA physical layer QPSK/QAM burst receiver 2.0 based, IEEE 802.14, DAVIC and DVB
|
Original
|
bcm3140rates32012-bitdoc3140+5bcm3040bcm32143140-pb00-r-4cmtscable headend
|
PDF
|
direct addressing mode in adsp-21xx
Abstract: addressing modes of dsp processors ADSP-2100
Contextual Info: Data Transfer 4.1 4 OVERVIEW This chapter describes the processor units that control the movement of data to and from the processor, and from one data bus to the other within the processor. These are the data address generators DAGs and the unit for exchanging data between the program memory data bus and the data
|
Original
|
adsp-2100direct addressing mode in adsp-21xxaddressing modes of dsp processors |
PDF
|
ADSP-TS201
Abstract: XR10 radix 2 FFT source code for ts201 MARKING CODE JN int2x16 adsp ts201
Contextual Info: W5.0 C/C+ Compiler and Library Manual for TigerSHARC Processors Revision 4.0, August 2007 Part Number 82-000336-03 Analog Devices, Inc. One Technology Way Norwood, Mass. 02062-9106 a Copyright Information 2006 Analog Devices, Inc., ALL RIGHTS RESERVED. This document
|
Original
|
adsp-ts201xr10radix 2 fft source code for ts201marking code jn+2int2x16adsp ts201
|
PDF
|
radix 2 FFT source code for ts201
Abstract: ADSP-TS201 XR10 ksp 42 140 THU 1203 LHi 807 adsp ts201 int2x16
Contextual Info: W5.0 C/C+ Compiler and Library Manual for TigerSHARC Processors Revision 4.1, August 2008 Part Number 82-000336-03 Analog Devices, Inc. One Technology Way Norwood, Mass. 02062-9106 a Copyright Information 2008 Analog Devices, Inc., ALL RIGHTS RESERVED. This document
|
Original
|
radix 2 fft source code for ts201adsp-ts201xr10ksp 42 140+4thu 1203lhi 807adsp ts201int2x16
|
PDF
|
LHi 807
Abstract: ADSP-TS201 radix 2 FFT source code for ts201 LHi 807 TC ADSP-TS201 reference manual TR15 TR31 XR10 ts201 dsp application note
Contextual Info: W4.0 C/C+ Compiler and Library Manual for TigerSHARC Processors Revision 2.0, January 2005 Part Number 82-000336-03 Analog Devices, Inc. One Technology Way Norwood, Mass. 02062-9106 a Copyright Information 2005 Analog Devices, Inc., ALL RIGHTS RESERVED. This document
|
Original
|
lhi 807adsp-ts201radix 2 fft source code for ts201lhi 807 tc+5adsp-ts201 reference manualtr15tr31xr10ts201 dsp application note
|
PDF
|
rfft
Abstract: iir_fr16 fract16 A-18 A-20 ADSP-BF561 Fract32
Contextual Info: W4.0 C/C+ Compiler and Library Manual for Blackfin Processors Revision 3.0, January 2005 Part Number 82-000410-03 Analog Devices, Inc. One Technology Way Norwood, Mass. 02062-9106 a Copyright Information 2005 Analog Devices, Inc., ALL RIGHTS RESERVED. This document
|
Original
|
rfftiir_fr16fract16a-18+3a-20adsp-bf561fract32
|
PDF
|
matlab code for FFT 32 point
Abstract: vhdl code for 16 point radix 2 FFT using cordic a wimax matlab vhdl code for 16 point radix 2 FFT OFDM Matlab code fft matlab code using 8 point DIT butterfly Crest factor reduction vhdl code for cordic algorithm OFDMA Matlab code matlab code using 16 point radix2
Contextual Info: Crest Factor Reduction for OFDMA Systems Application Note 475 November 2007, ver. 1.0 Introduction Crest factor reduction CFR is a technique for reducing the peak-toaverage ratio (PAR) of an orthogonal frequency division multiplexing (OFDM) waveform. An OFDM signal is made up in the frequency
|
Original
|
matlab code for fft 32 pointvhdl code for 16 point radix 2 fft using cordic awimax matlabvhdl code for 16 point radix 2 fft+6ofdm matlab codefft matlab code using 8 point dit butterflycrest factor reductionvhdl code for cordic algorithmofdma matlab codematlab code using 16 point radix2
|
PDF
|
