UMI B3 Search Results
UMI B3 Price and Stock
L-com Inc CA3A-90UMICB-3MUSB Cables / IEEE 1394 Cables CA USB 3.0 STR A/90RU MICRO B |
|||||||||||
| Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
|
CA3A-90UMICB-3M | 4 |
|
Buy Now | |||||||
L-com Inc CAA-90UMICB-3MUSB Cables / IEEE 1394 Cables CA USB STR A/90UP MICB 3M |
|||||||||||
| Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
|
CAA-90UMICB-3M | 1 |
|
Buy Now | |||||||
UMI B3 Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
|
Contextual Info: HEAT SIN K S P R E S S E D A L UMI N I UM - LOUVRE S I N K S IQ-ICC I V T0220, T03P V A N D M O S T P LA S T IC PA C K A G E D D EVIC ES 1 4°fÎ/W I T “ • 32.0 ILU S1R0 I \J \J T0220, T0126, T03P A N D M O S T P LA S TIC P A C KAG ED D EVIC ES 1I 4°f!/W |
OCR Scan |
T0220, T0126, LS165 | |
|
Contextual Info: Preliminary Information February, 1992 LXT500 U-lnterface Transceiver General Description Features The LXT500 is a 2-wire echo-cancelling transceiver which offers unique advantages for Universal Digital Channel UDC , pair gain and other "data-pipe" applications. It |
OCR Scan |
LXT500 LXT500 PDS-T500-0192-INT | |
BUZ-10L
Abstract: mtp23n BUZ10L
|
OCR Scan |
b3b72SM BUZ10L TP23N BUZ10L C65M6 BUZ-10L mtp23n | |
|
Contextual Info: 8 7 THIS DRAWING IS UNPUBLISHED. Q COPYRIGHT 20 by RELEASED FOR PUBLICATION TYCO ELECTRONICS CORPORATION. ALL 20 LOC DIST RE V I S I ON S INTERNATIONAL RIGHTS RESERVED. P 1. MATI NG CONNECTOR LTR FOR DESCRIPTION D REV PER ECO 11-004236 THIS CONNECTOR DATE |
OCR Scan |
||
|
Contextual Info: I 10 C K T . NO. I S ID E C H A M F E R IN G TO IN D IC A T E C K T .N O . I (EVEN CKT.) W if. lik H O U SIN G 0 . 75 ' 33 32 3I 30 29 28 27 26 25 24 23 22 0 . 75 ' T E R M IN A L 29 28 27 26 25 24 23 2? 2I 20 I9 I8 I7 I6 I5 I4 I3 9 8 7 6 3 1.05 30.05 29.05 |
OCR Scan |
||
|
Contextual Info: I_ C X P 8 8 1 P 6 0 CMOS 8-bit Single Chip Microcomputer Description The CXP881P60 Is a CMOS 8-bit microcomputer which consists of A/D converter, serial interface, timer/counter, time base timer, high precision timing pattern generation circuits. PWM output, PWM for |
OCR Scan |
CXP881P60 32kHz CXP861P60 100PIN QFP-100P-L01 QFP1CO-P-1420-A GGnS37 | |
|
Contextual Info: ORCA ORT42G5 and ORT82G5 06 to 3.7 Gbits/s XAUI and FC FPSCs March 2004 Data Sheet Introduction Lattice Semiconductor has developed a family of next generation FPSCs intended for high-speed serial backplane data transmission. Built on the Series 4 reconfigurable embedded System-on-a-Chip SoC architecture, the |
Original |
ORT42G5 ORT82G5 ORT82G5 ORT42G5-2BM484I ORT42G5-1BM484I ORT82G5-2BM680I ORT82G5-1BM680I ORT42G5 | |
l26c
Abstract: l39c L41C IC L44C DATASHEET l31c L37C L40C L43C l54c l65c
|
Original |
ORT42G5 ORT82G5 ORT82G5 ORT42G5-2BMN484I ORT42G5-1BMN484I ORT82G5-2FN680I ORT82G5-1FN680I l26c l39c L41C IC L44C DATASHEET l31c L37C L40C L43C l54c l65c | |
|
Contextual Info: S G S - T H O M S O S T V 5347 N itL iC T G M « S T V 5 3 4 7 /H - S T V 5 3 4 7 /T MONOCHIP TELETEXT DECODER WITH 4 INTEGRATED PAGES PRELIMINARY DATA • COMPLETE TELETEXT DECODER INCLUD ING A 4 PAGE MEMORY ON A SINGLE CHIP ■ UPWARD SOFTWARE COMPATIBLE WITH |
OCR Scan |
SAA5231, SDA5243, STV5342) 875MHz DIP28 | |
INTEL 8041
Abstract: mbl8742h MBL8742 intel 8742 lrj 6d MBL8041 fx3 pin map MBL8742N
|
OCR Scan |
MBL8742H/N MBL8742 12MHz. 40-pin 40-Lead DIP-40C-A04) INTEL 8041 mbl8742h intel 8742 lrj 6d MBL8041 fx3 pin map MBL8742N | |
f11u
Abstract: FC 0012 TSOP 50 PIN cs-7sa CS7SA k0219 EN5055
|
OCR Scan |
EN5055 LC382161T-17 LC382161 65536-word 16-bit 50-pin f11u FC 0012 TSOP 50 PIN cs-7sa CS7SA k0219 EN5055 | |
RE8RB31BU
Abstract: LC1D40A RE8TA41BU A9F74 b40 B2 RECTIFIER 400V LC1DT60A LC1-D50A LC1D40008 XUX0ARCTT16T LR2K
|
Original |
197903476G) MN-EC1113 SG-PL0413 RE8RB31BU LC1D40A RE8TA41BU A9F74 b40 B2 RECTIFIER 400V LC1DT60A LC1-D50A LC1D40008 XUX0ARCTT16T LR2K | |
|
Contextual Info: PRELIMINARY CY7C43643V CY7C43663V/CY7C43683V 3.3V 1K/4K/16K x36 Unidirectional Synchronous FIFO w/ Bus Matching • Fully asynchronous and simultaneous read and write operation permitted Features • High-speed, low-power, Unidirectional, first-in first-out |
OCR Scan |
CY7C43643V CY7C43663V/CY7C43683V 1K/4K/16K CY7C43643V) 4Kx36 CY7C43663V) 16Kx36 CY7C43683V) 35-micron 67-MHz | |
30054
Abstract: 30046 3004c 3004d 3006A 3006d 30080 468 driver 30090 OR4E02 OR4E06
|
Original |
ORT8850 ORT8850 ORT8850L ORT8850H ORT8850L-2BM680I ORT8850L-1BM680I ORT8850H-1BM680I 30054 30046 3004c 3004d 3006A 3006d 30080 468 driver 30090 OR4E02 OR4E06 | |
|
|
|||
|
Contextual Info: ORCA ORT8850 Field-Programmable System Chip FPSC Eight-Channel x 850 Mbits/s Backplane Transceiver January 2003 Data Sheet Introduction Field Programmable System-on-a-Chip (FPSCs) bring a whole new dimension to programmable logic: Field Programmable Gate Array (FPGA) logic and an embedded system solution on a single device. Lattice has developed |
Original |
ORT8850 ORT8850 ORT8850L ORT8850H ORT8850L-3BM680C ORT8850L-2BM680C ORT8850L-1BM680C ORT8850H-2BM680C ORT8850H-1BM680C | |
qml-38535
Abstract: 3003 smd E73A
|
OCR Scan |
10-BIT qml-38535 3003 smd E73A | |
POWERPC E500 instruction set
Abstract: E300 MAC E300 dcbtls Migrating from e300- to e500-Based Integrated e500v2 PowerPC 970 ivor e500 Core Family Reference Manual E-300
|
Original |
AN3445 e500-Based e500-based POWERPC E500 instruction set E300 MAC E300 dcbtls Migrating from e300- to e500-Based Integrated e500v2 PowerPC 970 ivor e500 Core Family Reference Manual E-300 | |
e500v2
Abstract: POWERPC E500 instruction set AN3531 POWERPC E500v2 instruction set dcbtls Architecturee600 architecture diagram for 8080 Migrating from e300- to e500-Based Integrated POWERPC E500 POWERPC EREF
|
Original |
AN3531 e500-Based e500-based e500v2 POWERPC E500 instruction set AN3531 POWERPC E500v2 instruction set dcbtls Architecturee600 architecture diagram for 8080 Migrating from e300- to e500-Based Integrated POWERPC E500 POWERPC EREF | |
mJI 1032
Abstract: T522 capacitor TSOP 50 PIN ULN 232 V11J LC382161T-17 TSOP50 5B60
|
OCR Scan |
EN5055 LC382161T-17 LC382161 65536-word 16-bit 50-pin c17G7b 0D15317 mJI 1032 T522 capacitor TSOP 50 PIN ULN 232 V11J LC382161T-17 TSOP50 5B60 | |
architecture diagram for 8080
Abstract: e purse MPC601 MPC603 MPC604 apple logos freescale Book E "Communication Processors" e500v2 ON Semiconductor PRICE BOOK
|
Original |
EL516 architecture diagram for 8080 e purse MPC601 MPC603 MPC604 apple logos freescale Book E "Communication Processors" e500v2 ON Semiconductor PRICE BOOK | |
|
Contextual Info: Ordering number : EN5055 _ CMO _ LC382161T-17 2 MEG 65536 words x 16 bits x 2 banks Synchronous DRAM Overview Package Dimensions The LC382161 series products are 3.3 V single-voltage power supply synchronous DRAMs with a 65536-word x |
OCR Scan |
EN5055 LC382161T-17 LC382161 65536-word 16-bit 50-pin D015317 | |
MPC5556
Abstract: POWERPC EREF freescale Book E e200z3 PowerPC core Reference manual FR E500 MPC500 MPC5554 MPC603 POWERPC E500v2 instruction set MPC7448
|
Original |
CH370ons MPC5556 POWERPC EREF freescale Book E e200z3 PowerPC core Reference manual FR E500 MPC500 MPC5554 MPC603 POWERPC E500v2 instruction set MPC7448 | |
pt45Contextual Info: LatticeSC Family Data Sheet DS1004 Version 01.2, June 2006 LatticeSC Family Data Sheet Introduction June 2006 Preliminary Data Sheet DS1004 Features • High Performance FPGA Fabric • 15K to 115K four input Look-up Tables LUT4s • 132 to 942 I/Os • 700MHz global clock; 1GHz edge clocks |
Original |
DS1004 DS1004 700MHz 600Mbps 125Gbps) 110mW VCC12. LFSC25 900-Ball pt45 | |
hyundai rdram
Abstract: REF05
|
OCR Scan |
HYRDU64164 HYRDU72184 64/72Mbit 600MHz 800MHz Mar98 hyundai rdram REF05 | |