TTL LOGIC GATE Search Results
TTL LOGIC GATE Result Highlights (5)
| Part | ECAD Model | Manufacturer | Description | Download | Buy |
|---|---|---|---|---|---|
| 54F10/BCA |
|
54F10 - NAND Gate, F/FAST Series, 3-Func, 3-Input, TTL, CDIP14 - Dual marked (M38510/33003BCA) |
|
||
| 54F32/B2A |
|
54F32 - OR Gate, F/FAST Series, 4-Func, 2-Input, TTL - Dual marked (M38510/33501B2A) |
|
||
| 54F32/BCA |
|
54F32 - OR Gate, F/FAST Series, 4-Func, 2-Input, TTL - Dual marked (M38510/33501BCA) |
|
||
| 54F00/BCA |
|
54F00 - NAND Gate, F/FAST Series, 4-Func, 2-Input, TTL, CDIP14 - Dual marked (M38510/33001BCA) |
|
||
| 54F08/BCA |
|
54F08 - AND Gate, F/FAST Series, 4-Func, 2-Input, TTL, CDIP14 - Dual marked (M38510/34001BCA) |
|
TTL LOGIC GATE Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
74LS04 fan-out
Abstract: 74OL6011 6010 OPTOCOUPLER
|
Original |
74OL6000 74OL6001 74OL6010 74OL6011 P01101067 74OL6011 74OL6011300 74OL6011300W 74OL60113S 74OL60113SD 74LS04 fan-out 6010 OPTOCOUPLER | |
74LS04 fan-out
Abstract: 74LS04 fan-in 7ls04 6010 OPTOCOUPLER 74OL6011
|
Original |
74OL6000 74OL6001 74OL6010 74OL6011 P01101067 74OL6010300 74OL6010300W 74OL60103S 74OL60103SD 74LS04 fan-out 74LS04 fan-in 7ls04 6010 OPTOCOUPLER 74OL6011 | |
ttl inverter
Abstract: INVERTER TRANSFORMERS design 74LS04 fan-out 74OL6000 74OL6000-6010 UF74OL 74OL6011 pin configuration 74LS04 trace inverter schematic 74ol6000 equivalent
|
Original |
74OL6000 74OL6001 74OL6010 74OL6011 ttl inverter INVERTER TRANSFORMERS design 74LS04 fan-out 74OL6000 74OL6000-6010 UF74OL 74OL6011 pin configuration 74LS04 trace inverter schematic 74ol6000 equivalent | |
PLCC44 pinout
Abstract: plcc44 pinout numbers 8 shift register by using D flip-flop 74F154 shift register by using D flip-flop 3 bit magnitude comparator octal inverter schmitt trigger non inverting 74f3037 SOT27-1
|
Original |
OT261-2 OT187-2 OT240-1 PLCC44 pinout plcc44 pinout numbers 8 shift register by using D flip-flop 74F154 shift register by using D flip-flop 3 bit magnitude comparator octal inverter schmitt trigger non inverting 74f3037 SOT27-1 | |
9734A
Abstract: cmos CMOS TTL supply voltage
|
Original |
||
signal path designerContextual Info: PRELIMINARY D E V IC E S P E C IF IC A T IO N 320000 SERIES ECL/TTL "TURBO" LOGIC ARRAYS 020000 FEATURES PERFORMANCE SUMMARY PARAMETER Typical gate delay* Maximum toggle frequency Maximum TTL input frequency Maximum TTL output frequency Maximum ECL input frequency |
OCR Scan |
/D1203-0589 signal path designer | |
|
Contextual Info: intei M5C060 600 GATE CHMOS ERASABLE PROGRAMMABLE LOGIC DEVICE EPLD Military High Performance LSI Semicustom Logic Replacement for Low-End Gate Arrays TTL and 54HC SSI and MSI Logic Programmable Clock System with Two Synchronous Clocks as Well as Asynchronous Clocking Option on All |
OCR Scan |
M5C060 | |
|
Contextual Info: in te l' M5C090 900 GATE CHMOS ERASABLE PROGRAMMABLE LOGIC DEVICE EPLD Military High Perform ance LSI Semicustom Logic Replacem ent fo r Low-End Gate Arrays TTL and 54HC SSI and MSI Logic Programmable Clock System with Tw o Synchronous Clocks as Well as |
OCR Scan |
M5C090 | |
TA688
Abstract: 7input and gate ao1b AO11 TA164 TA-191 TA153 TA190 DLM8 TA273
|
Original |
1200XL 3200DX TA269 TA273 TA377 TA688 TA280 TA688 7input and gate ao1b AO11 TA164 TA-191 TA153 TA190 DLM8 TA273 | |
QS3384
Abstract: CAN bus principle 74FCTT
|
Original |
AN-13 24-hour QS3384 QS3384 MAPN-00013-00 CAN bus principle 74FCTT | |
altera ep320
Abstract: EP3201 EP320-2
|
OCR Scan |
10/LiA EP320. EP320 altera ep320 EP3201 EP320-2 | |
|
Contextual Info: H A R R IS X Semiconductor I H 6 2 1 Dual CMOS Driver/Voltage Translator April 1999 Features Description • Driven Direct from TTL or CMOS Logic The IH6201 is a CMOS, Monolithic, Dual Voltage Translator; it takes low level TTL or CMOS logic signals and converts |
OCR Scan |
IH6201 IH401A 20MHz 200ns | |
|
Contextual Info: M5C180 1800 GATE CHMOS ERASABLE PROGRAMMABLE LOGIC DEVICE Military a High Performance LSI Semicustom • ■ ■ ■ Logic Replacement for TTL and 54HC SSI and MSI Logic CHMOS EPROM Technology-Based UV Erasable 48 Macrocells with Programmable I/O Architecture; up to 64 Inputs 16 |
OCR Scan |
M5C180 68-Pin | |
SN74HC logic family
Abstract: SOT505-2 SOT363-6 SOT891 HEF4000 series SOT753 footprint sn74abt fairchild AHC 14 cd4xxx SOT353-1 footprint
|
Original |
HEF4000 so891 SN74HC logic family SOT505-2 SOT363-6 SOT891 HEF4000 series SOT753 footprint sn74abt fairchild AHC 14 cd4xxx SOT353-1 footprint | |
|
|
|||
MC74VHC1GT50
Abstract: MC74VHC1GT50DFT1 MC74VHC1GT50DFT2
|
Original |
MC74VHC1GT50 MC74VHC1GT50 MC74VHC01GT50/D MC74VHC1GT50DFT1 MC74VHC1GT50DFT2 | |
|
Contextual Info: I H6201 HARRIS S E M I C O N D U C T O R Dual CMOS Driver/Voltage Translator January 1998 Features Description • Driven Direct from TTL or CMOS Logic The IH6201 is a CMOS, Monolithic, Dual Voltage Translator; it takes low level TTL or CMOS logic signals and converts |
OCR Scan |
H6201 IH6201 IH401A 20MHz IH401A | |
schmitt trigger 7413
Abstract: equivalent for 74LS13 PIN CONFIGURATION 74ls13 equivalent for 7413 dual schmitt trigger 7413 4-input nand gate 853051 ttl 7413
|
OCR Scan |
||
DM74ALS
Abstract: DM74ALS20A DM74ALS20AM DM74ALS20AN M14A N14A
|
Original |
DM74ALS20A DM74ALS20A DS006184-1 DM74ALS20AM DM74ALS20AN ds006184 DM74ALS DM74ALS20AN M14A N14A | |
ic 74132
Abstract: f 74132 LS132 74132 853051 R/ls 74132
|
OCR Scan |
LS132 ic 74132 f 74132 LS132 74132 853051 R/ls 74132 | |
DM74ALS
Abstract: DM74ALS04B DM74ALS04BM DM74ALS04BN DM74ALS04BSJ M14A M14D N14A
|
Original |
DM74ALS04B DM74ALS04B DS006177-1 DM74ALS04BM, DM74ALS04BN DM74ALS04BSJ ds006177 DM74ALS DM74ALS04BM DM74ALS04BSJ M14A M14D N14A | |
74ALS
Abstract: DM74ALS DM74ALS11A DM74ALS11AM DM74ALS11AN M14A N14A
|
Original |
DM74ALS11A DM74ALS11A DS006181-1 DM74ALS11AM DM74ALS11AN ds006181 74ALS DM74ALS DM74ALS11AN M14A N14A | |
M14A
Abstract: N14A 74ALS DM74ALS DM74ALS21A DM74ALS21AM DM74ALS21AN
|
Original |
DM74ALS21A DM74ALS21A DS006185-1 DM74ALS21AM DM74ALS21AN ds006185 M14A N14A 74ALS DM74ALS DM74ALS21AN | |
|
Contextual Info: PLDM7 Series TTL Logic 3-Bit Programmable Delay Modules Electrical Specifications at Initial Error ref. Referenced to “000“ - Delay ns per Program Setting (P3*P2*P1) 3-Bit TTL |
OCR Scan |
500ppnV | |
|
Contextual Info: O M I F O R I if lM D O M in te i M5AC312 1-MICRON CHMOS ERASABLE PROGRAMMABLE LOGIC DEVICE High-Performance LSI Semi-Custom Logic Alternative for Low-End Gate Arrays, TTL, and 54HC- or 54HCT SSI and MSI Logic, and PLDs Dual Feedback on All Macrocells for |
OCR Scan |
M5AC312 54HCT | |