TTL LOGIC Search Results
TTL LOGIC Result Highlights (5)
Part | ECAD Model | Manufacturer | Description | Download | Buy |
---|---|---|---|---|---|
MM54C901J/883 |
![]() |
54C901 - Hex Inverting TTL Buffer |
![]() |
||
MC529F/R |
![]() |
MC529 - Inverter, TTL, CDFP14 |
![]() |
||
MC529F |
![]() |
MC529 - Inverter, TTL, CDFP14 |
![]() |
||
9317CDM |
![]() |
9317 - Decoder/Driver, TTL, CDIP16 |
![]() |
||
9317CDC |
![]() |
9317 - Decoder/Driver, TTL, CDIP16 |
![]() |
TTL LOGIC Datasheets Context Search
Catalog Datasheet | Type | Document Tags | |
---|---|---|---|
740L6000
Abstract: transistor c2026 c2026 c2026 transistor data 740L6010 transistor equivalent c2026 740L6011 C2026 TRANSISTOR 740L6001 c2037
|
OCR Scan |
740L6000 740L6001 740L6010 740L6011 740L6011 transistor c2026 c2026 c2026 transistor data transistor equivalent c2026 C2026 TRANSISTOR c2037 | |
Contextual Info: IDT74GTLP816 GTLP / TTL 1:2 / 1:6 CLOCK DRIVER INDUSTRIAL TEMPERATURE RANGE GTLP/TTL 1:2/1:6 CLOCK DRIVER FEATURES: • • • • • • • • DESCRIPTION: 5V or 3.3V operation Interface between GTLP and TTL logic levels GTLP to TTL 1:6 fanout TTL to GTLP 1:2 fanout |
Original |
IDT74GTLP816 IDT74GTLP | |
Contextual Info: IDT74GTLP816 GTLP / TTL 1:2 / 1:6 CLOCK DRIVER INDUSTRIAL TEMPERATURE RANGE GTLP/TTL 1:2/1:6 CLOCK DRIVER FEATURES: • • • • • • • • DESCRIPTION: 5V or 3.3V operation Interface between GTLP and TTL logic levels GTLP to TTL 1:6 fanout TTL to GTLP 1:2 fanout |
Original |
IDT74GTLP816 IDT74GTLP | |
IDT74GTLP816Contextual Info: IDT74GTLP816 GTLP / TTL 1:2 / 1:6 CLOCK DRIVER INDUSTRIAL TEMPERATURE RANGE GTLP/TTL 1:2/1:6 CLOCK DRIVER FEATURES: • • • • • • • DESCRIPTION: Interface between GTLP and TTL logic levels GTLP to TTL 1:6 fanout TTL to GTLP 1:2 fanout Edge Rate Control Circuit reduces output noise on GTLP port |
Original |
IDT74GTLP816 IDT74GTLP IDT74GTLP816 | |
MSI Logic
Abstract: UT54ACS14E ut54acts541e UT54ACTS02E UT54ACS14 Tri-State Buffer CMOS cmos msi data book cmos TTL LOGIC DATA BOOK UT54ACS373
|
Original |
UT54ACS273 UT54ACTS04 UT54ACS02E UT54ACTS08E MSI Logic UT54ACS14E ut54acts541e UT54ACTS02E UT54ACS14 Tri-State Buffer CMOS cmos msi data book cmos TTL LOGIC DATA BOOK UT54ACS373 | |
IC TTL 74LS00
Abstract: TTL LS 7400 IC TTL 74 ls 04 7400 fan-out cmos 7400 fan-out TTL 7400 catalog TTL 74ls00 TTL 7400 rise and fall time of ic 74ls00 74LS00 gate
|
Original |
||
CY101E383
Abstract: E383 R2170 ecl 84
|
Original |
CY101E383 CY101E383 8-A-00023 E383 R2170 ecl 84 | |
2n2222 fairchild
Abstract: 74OL60XX
|
Original |
74OL6000, 74OL6001, 74OL6010, 74OL6011 74OL6000 74OL6001 2n2222 fairchild 74OL60XX | |
Contextual Info: O SYNERGY SEMICONDUCTOR 3.3V SINGLE SUPPLY OCTAL PECL/TTL-TO-TTL PECL/TTL-to-TTL version of popular ECLinPS E111AE/LE Guaranteed low skew specification Three-state enable Differential internal design V bb output for single-ended operation Extra TTL and ECL power/ground pins |
OCR Scan |
E111AE/LE SY100H646L 28-lead H646L HA643 | |
ttlpd
Abstract: 125OC TTLPD-10 TTLPD-10M TTLPD-15 TTLPD-15M TTLPD-20 TTLPD-25 TTLPD-30
|
Original |
14-Pin TTLPD-10M TTLPD-15M TTLPD-20 TTLPD-20M TTLPD-25 TTLPD-25M TTLPD-30 TTLPD-30M TTLPD-35 ttlpd 125OC TTLPD-10 TTLPD-10M TTLPD-15 TTLPD-15M TTLPD-20 TTLPD-25 TTLPD-30 | |
transistor c2026
Abstract: c2026 transistor data 740L6000 c2028 transistor data C2036 c2026 transistor equivalent c2026 C2037 transistor C2003 740L6000 equivalent
|
OCR Scan |
740L6000 740L6001 740L6010 740L6011 740L6011 transistor c2026 c2026 transistor data c2028 transistor data C2036 c2026 transistor equivalent c2026 C2037 transistor C2003 740L6000 equivalent | |
HLT28
Abstract: HT28 KLT28 KT28 MC100ELT28 MC10ELT28 MC10ELT28D
|
Original |
MC10ELT28, MC100ELT28 HLT28 KLT28 MC10ELT28/D HLT28 HT28 KLT28 KT28 MC100ELT28 MC10ELT28 MC10ELT28D | |
HLT28
Abstract: KLT28 MC100 MC100ELT28 MC10ELT28 transistor k 4110
|
Original |
MC10ELT28, MC100ELT28 HLT28 KLT28 MC10ELT28/D HLT28 KLT28 MC100 MC100ELT28 MC10ELT28 transistor k 4110 | |
Contextual Info: ^ LOW POWER HEX TTL-tO-ECL TRANSLATOR SYNERGY SY100S324 SEMICONDUCTOR DESCRIPTION FEATURES The SY100S324 is a hex translator designed to convert TTL logic levels to 100K ECL levels. The inputs are TTL compatible with differential outputs that can either be used |
OCR Scan |
SY100S324 SY100S324 SY100S324DC D24-1 SY100S324FC F24-1 SY100S324JC J28-1 | |
|
|||
Contextual Info: * SYNERGY LOW-POWER HEX TTL-TO-PECL TRANSLATOR SY100S391 SEMICONDUCTOR DESCRIPTION FEATURES Operates from a single +5V supply Differential PECL outputs The SY100S391 is a hex TTL-to-PECL translator for converting TTL logic levels to 100K logic levels. The unique |
OCR Scan |
SY100S391 SY100S391 | |
Contextual Info: * LOW POWER HEX TTL-to-ECL TRANSLATOR SYNERGY SY100S324 SEMICONDUCTOR FEATURES DESCRIPTION The SY100S324 is a hex translator designed to convert TTL logic levels to 100K ECL levels. The inputs are TTL compatible with differential outputs that can either be |
OCR Scan |
SY100S324 SY100S324 SY100S324DC D24-1 SY100S324FC F24-1 100S324JC J28-1 SY100S324JCTR | |
F100K
Abstract: SY100S324 SY100S324DC SY100S324FC SY100S324JC SY100S324JCTR
|
Original |
SY100S324 SY100S324 00S324 SY100S324DC D24-1 SY100S324FC F24-1 SY100S324JC J28-1 F100K SY100S324DC SY100S324FC SY100S324JC SY100S324JCTR | |
Contextual Info: 14 PIN TTL SCHOTTKY SQUARE WAVE GENERATOR 53A SERIES FEATURES • • • • • 14-PIN PACKAGE. 10 TTL FAN-OUT CAPACITY. TTL SCHOTTKY INTERFACED. OUTPUT FREQUENCY TOLERANCE:±2%. OUTPUT DUTY CYCLE:50%±5% ELECTRICAL CHARACTERISTICS IIH Logic”1” Input Current |
Original |
14-PIN 25Vdc 3A-002 3A-003 3A-004 3A-005 3A-010 3A-015 3A-020 3A-025 | |
GTLP8T306
Abstract: MTC24
|
Original |
GTLP8T306 GTLP8T306 MTC24 | |
Contextual Info: 100325 100325 Low Power Hex ECL-to-TTL Translator Literature Number: SNOS129A 100325 Low Power Hex ECL-to-TTL Translator General Description Features The 100325 is a hex translator for converting F100K logic levels to TTL logic levels. Differential inputs allow each circuit |
Original |
SNOS129A F100K | |
100324Contextual Info: Revised November 1999 100324 Low Power Hex TTL-to-ECL Translator General Description Features The 100324 is a hex translator, designed to convert TTL logic levels to 100K ECL logic levels. The inputs are compatible with standard or Schottky TTL. A common Enable |
Original |
||
Contextual Info: IDT74GTLP16612 CMOS 18-BIT TTL/GTLP UNIVERSAL BUS TRANSCEIVER INDUSTRIAL TEMPERATURE RANGE CMOS 18-BIT TTL/GTLP UNIVERSAL BUS TRANSCEIVER FEATURES: • • • • • DESCRIPTION: Bidirectional interface between GTLP and TTL logic levels Edge Rate Control Circuit reduces output noise |
Original |
IDT74GTLP16612 18-BIT | |
GTLP16612
Abstract: IDT74GTLP16612
|
Original |
IDT74GTLP16612 18-BIT GTLP16612 IDT74GTLP16612 | |
100324PC
Abstract: 100324QC 100324QI 100324SC M24B MS-013 N24E V28A 100124 100324
|
Original |