TEGRA 2 Search Results
TEGRA 2 Result Highlights (2)
| Part | ECAD Model | Manufacturer | Description | Download | Buy |
|---|---|---|---|---|---|
| TPS51632QRSMRQ1 | Texas Instruments | NVIDIA Tegra 2.5V to 24V, 3/2/1-phase step-down controller for automotive applications 32-VQFN -40 to 125 |
|
|
|
| TPS51632QRSMTQ1 | Texas Instruments | NVIDIA Tegra 2.5V to 24V, 3/2/1-phase step-down controller for automotive applications 32-VQFN -40 to 125 |
|
TEGRA 2 Price and Stock
Siretta Ltd SNYPER-LTE GRAPHYTE (USA) V2Datalogging & Acquisition SIGNAL STRENGTH DATALOGGER: SURVEYS/STORES & LOGS ON 4G/3G USA FREQ WITH LIVESCAN ANTENNA KIT INCL. |
|||||||||||
| Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
|
SNYPER-LTE GRAPHYTE (USA) V2 |
|
Get Quote | ||||||||
Siemens EVGINTEGRATESiemens EvGateway Hourly Integration Rate |
|||||||||||
| Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
|
EVGINTEGRATE |
|
Get Quote | ||||||||
Siretta Ltd SNYPER-LTE GRAPHYTE(EU) V2Datalogging & Acquisition SIGNAL STRENGTH DATALOGGER: SURVEYS/STORES & LOGS ON 4G/3G/2G EU FREQ WITH LIVESCAN ANTENNA KIT INCL. |
|||||||||||
| Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
|
SNYPER-LTE GRAPHYTE(EU) V2 |
|
Get Quote | ||||||||
Siretta Ltd SNYPER-LTE GRAPHYTE (AP) V2Datalogging & Acquisition SIGNAL STRENGTH DATALOGGER: SURVEYS/STORES & LOGS ON CAT4 4G & 3G APAC FREQ WITH LIVESCAN KIT INCLUDED |
|||||||||||
| Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
|
SNYPER-LTE GRAPHYTE (AP) V2 |
|
Get Quote | ||||||||
3M Interconnect SJ3526N SLATE GRAY 1"X50YDCable Ties HOOK LOOP 1"X50YD SLATE GRAY |
|||||||||||
| Distributors | Part | Package | Stock | Lead Time | Min Order Qty | Price | Buy | ||||
|
SJ3526N SLATE GRAY 1"X50YD |
|
Get Quote | ||||||||
TEGRA 2 Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
TPS51632-Q1Contextual Info: TI Information — Selective Disclosure NDA Required TPS51632-Q1 SLUSBT1A – JANUARY 2014 – REVISED JULY 2014 2.5-V To 24-V, 3, 2, And 1-Phase Step-Down Driverless Controller For NVIDIA Tegra T40, T50 Processors for Automotive Applications 1 Features |
Original |
tps51632-q1aec-q100 | |
tps51631Contextual Info: TPS51632 www.ti.com SLUSB32A – APRIL 2013 – REVISED MAY 2013 3-2-1 Phase D-Cap+ Step-Down Driverless Controller for Tegra™ CPUs with Serial VID Control and DVFS Check for Samples: TPS51632 FEATURES DESCRIPTION • Selectable Phase Count: 3, 2, or 1 |
Original |
tps51632slusb32atps51631 | |
|
Contextual Info: IN TEGRA TED C IR C U ITS UC161A UC161B UC161C UNITRODE Micropower Quad Comparator FEATURES DESCRIPTION • Programmable Output Drive Capability The UC161 family of quad comparators feature programmable DC and AC parameters. A single external resistor can set the comparators to operate in the microwatt region |
OCR Scan |
uc161auc161buc161cuc161 | |
tegra 3
Abstract: tegra SLA7042 tegra 2 reference design tegra 2 PG001M SLA7042M SLA7044M CI 555 data ci 555
|
Original |
pg001msla7042msla7044mtegra 3+6 | |
PC2502V
Abstract: UPC2502 PC2502
|
OCR Scan |
upc2502pc2502vb42752500m43b+4 | |
HCF 401068
Abstract: 401068 LM 40106 40106 be 40106B 40106 sj 2025 40106BD 40106BE HCF401068
|
OCR Scan |
ciac523740106b4007ubhcf 401068+8 | |
|
Contextual Info: TC5164 5 805AJ/AFT/AJS/AFTS-40.-50 T O S H IB A T E N T A T IV E TO SH IBA M O S DIGITAL IN TEGRA TED CIRCU IT SILICON G A TE CM O S 8,388,608-WORD x8-BIT EDO (HYPER PAGE) DYNAMIC RAM DESCRIPTION The TC5164(5)805AJ/AFT/AJS/AFTS is an EDO (hyper page) dynamic RAM organized as 8,388,608 |
OCR Scan |
tc5164805aj/aft/ajs/afts-40608-word805aj/aft/ajs/afts+3 | |
simple 5.1 home theater circuit diagram with usb portContextual Info: high performance low power computing Colibri T20 Datasheet Toradex AG l Altsagenstrasse 5 l 6048 Horw l Switzerland l +41 41 500 48 00 l www.toradex.com l info@toradex.com Colibri T20 Datasheet Page | 2 Revision History Date Doc. Rev. Colibri T20 Version Changes |
Original |
18-nov-201023-dec-201025-jul-2011simple 5.1 home theater circuit diagram with usb port | |
tegra3
Abstract: nvidia tegra 4 arm 9435 nvidia tegra 3 OMAP 4470 tegra 2 1/Z160 gpu Nexus S camera IMX6QUAD tegra 3
|
Original |
mpc5645smpc5606ss12zvhs12xhyda+10 | |
MC6869L
Abstract: MC6859 M6800 MMD6150 MMD7000 AO322 MC68A59CL
|
OCR Scan |
c685919771ureaum6800mc68a59+6 | |
|
Contextual Info: REV DCN DESCRIPTION 07 08 09 17515 18086 22233 UPDATED TO STANDARDIZE DWG REVISED A, Q, Sc S DIMENSIONS CHANGED b1 MIN DIMENSION DATE APPROVED 3 S’ uU ha/m ei 3) ’Ò iU lkam ^t 6 /2 0 /9 0 8 / 1 7 /9 0 b1 S1 J2 J L1 t 4 b - _\w S — SEATING PLANE NOTES: |
OCR Scan |
psc-2015 | |
MO-066-ACContextual Info: REV DCN DESCRIPTION DATE 01 17260 UPDATED TO STANDARDIZE DWG 1/2 1 / 9 0 APPROVAL 02 61225 CORRECTION 6 /4 /9 8 lb 0B1 1 2 3 4 5 6 7 8 9 10 ©©©©00©©©© 0© © 0 © ©© ©© I ©© © © © © © 0 © © © © ©@© ©@© © © e - - e © © ©@© |
OCR Scan |
psc-2083mo-066-ac | |
|
Contextual Info: PRODUCT CÂTÂIO' Æ lltro n P-CHANNEL ENHANCEMENT MOS FET -200V,-6.5A. 0.8n SDF9230 SDF9230 SDF9230 FEATURES • • • • • • • • ABSOLUTE MAXIMUM RATINGS PARAMETER JAA JAB JDA RUGGED PACKAGE HI -REL CONSTRUCTION CERAMIC EYELETS:JAA.JAB LEAD BENDING OPTIONS |
OCR Scan |
-200vsdf9230mil-s-1950003bflbq2 | |
|
Contextual Info: c à t à lq û product N-CHANNEL ENHANCEMENT MOS FET 200V, 9A , 0.415 D SDF230 SDF230 5DF230 FEATURES • RUGGED PACKAGE • H I - R E L CONSTRUCTIÜN • C ER AM IC EYELETS:JAA.JAB • LEAD BENDING OPTIONS • COPPER CORED 52 ALLOY PINS • LOW IR LOSSES |
OCR Scan |
sdf2305df230mil-s-19500storage03 | |
|
|
|||
|
Contextual Info: PRODUCT CÂTÂl ' N-CHANNEL ENHANCEMENT MGS FET 200V, 25A, 0.10 fi SDF250 JAA SDF250 JAB FEATURES • • • • • • • • RUGGED PACKAGE HI-REL CONSTRUCTION CERAMIC EYELETS LEAD BENDING OPTIONS COPPER CORED 52 ALLOY PINS LOW IR LOSSES LOW THERMAL RESISTANCE |
OCR Scan |
sdf250mil-s-19500300ms | |
|
Contextual Info: PRODUCT Æ lltron CATTALO' N-CHANNEL ENHANCEMENT M05 FET 400V, 1O A , 0 . 5 6 D SDF340 SDF340 Drain-Gate RGS=1.0Mn Î (D-1 - TERMINAL CONNECTIONS 3 H DRAIN 1 2 S OURCE S OURCE 3 GATE GATE STANDARD BEND CONFIGURATIONS Voltage (1) Drain Current DRAIN JAA |
OCR Scan |
sdf340if-10a | |
nvidia tegra 2
Abstract: nvidia tegra tegra 2 nvidia tegra 3 tegra Nvidia Tegra block diagram s3c6410 samsung S3C6410 tegra 3 tegra 2 nvidia
|
Original |
wm835xwm8350wm8351wm8352+11 | |
tegra 250Contextual Info: wyyn jì il ì \v ^ n \v „ aü\ ii /± l \ ii lv. a Æ lltro n w^mmmmw u N-CHANNEL ENHANCEMENT MOS FET 200V, 9A, 0.415 Q 5DF230 SDF230 5DF230 JAA JAB JDA TE RMI NAL CONNECTIONS G GH 1 U -d ) H 1 GATE 1 DRAI N 2 DRAIN 2 SOURCE 3 SOURCE 3 GATE STANDARD BEND |
OCR Scan |
5df230sdf230tegra 250 | |
|
Contextual Info: JHltron PRODUCT DEVICES.INC. N-CHANNEL ENHANCEMENT MÜS FET 3301 E L E C T R O N I C S W A Y • W E S T P A L M BEACH, F L O R I D A 3 3 4 0 7 TEL: 407 8 4 8 - 4 3 1 1 • TLX: 5 1 - 3 4 3 5 « F A X : (407) 0 6 3 - 5 9 4 6 MAXIMUM SYMBOL PARAMETER D r □ in-source Volt.(l) |
OCR Scan |
||
tegra 250
Abstract: tegra 2
|
OCR Scan |
sdf20n605df20n60if-20ategra 250+1 | |
|
Contextual Info: ^ litro n PRODUCT DE V I C E S, I N C. N C H A N N E L ENHANCEMENT MOS FET 3301 E L E C T R O N I C S W A Y • W E S T P A L M B E A C H , F L O R I D A 3 3 4 0 7 TEL : 407 8-48-4311 • TLX: 5 1 - 3 4 3 5 * FAX: (407) 8 G 3 - 5 9 4 6 ABSOLUTE MAXIMUM RATINGS |
OCR Scan |
tc-26300usa29-1 | |
|
Contextual Info: \v jì il }\ \\ n a il il vi n /± ± \ il /±±\ il u Æ w txon m mmmm / j u ,- i i _ DEVICES. INC. N-CHANNEL ENHANCEMENT MOS FET 100V. 9.2A, SDF120 SDF120 SDF120 0.2 7 n PARAMETER JAA JAB JDA FEATURES • • • |
OCR Scan |
sdf120 | |
tegra 3
Abstract: tegra 2
|
OCR Scan |
b63-5946sdf150tegra 3tegra 2 | |
pwm 3 phase
Abstract: igniter NJ 20 U1 W Single phase power factor correction yd8sc arc igbt range igniter igbt 150v 30a
|
OCR Scan |
pwm 3 phaseigniternj 20 u1 wsingle phase power factor correction+4 | |