TAP OFF Search Results

Contextual Info: DS 1010 DS1010 DALLAS SEMICONDUCTOR 10-Tap Silicon Delay Line PIN ASSIGNMENT FEATURES • All-silicon time delay IN1 [ " ^3 7 ] vcc • 10 taps equally spaced • Delays are stable and precise NC c ] TAP 1 TAP 2 C ] TAP 3 ] TAP 5 ] TAP 7 TAP 4 C 1 TAP 9 TAP 6 d

DS1010

Abstract: 74LS DS1010-100 DS1010-50 DS1010-60 DS1010-75 DS1010-80 DS1010S dip switch data
Contextual Info: DS 1010 DALLAS DS1010 10-Tap Silicon Delay Line s e m ic o n d u c t o r FEATURES PIN ASSIGNMENT • All-silicon tim e delay ini r 1 14 V cc NO 2 13 TAP 1 TAP 2 [_ 3 12 TAP 3 4 11 TAP 5 TAP 6 \_ 5 10 TAP 7 TAP 4 6 9 TAP 9 TAP 6 • 10 taps equally spaced • Delays are stable and precise

74ls gate symbols

Abstract: 74FO4 pin diagram of 74LS "Delay Lines" 74ls series 74LS SERIES cmos logic data DS1010-60 74LS series datasheet 74ls series logic DS1010-200
Contextual Info: DS1010 DS1010 10-Tap Silicon Delay Line FEATURES PIN ASSIGNMENT • All-silicon time delay IN1 1 14 VCC NC 2 13 TAP 1 IN 1 16 VCC TAP 2 3 12 TAP 3 NC 2 15 NC • Leading and trailing edge accuracy TAP 4 4 11 NC TAP 2 3 14 TAP 5 TAP 1 • Delay tolerance ±5% or ±2 ns, whichever is greater

74LS

Abstract: DS1010 DS1010-100 DS1010-50 DS1010-60 DS1010-75 DS1010-80 DS1010S ds1010-500
Contextual Info: DS1010 DS1010 10-Tap Silicon Delay Line FEATURES PIN ASSIGNMENT • All-silicon time delay IN1 1 14 VCC NC 2 13 TAP 1 IN 1 16 VCC TAP 2 3 12 TAP 3 NC 2 15 NC • Leading and trailing edge accuracy TAP 4 4 11 NC TAP 2 3 14 TAP 5 TAP 1 • Delay tolerance ±5% or ±2 ns, whichever is greater

74ls series

Abstract: DS1000Z "Delay Lines" TTL 74LS 00 TTL pin 74LS 00 74F04 74LS DS1000 DS1000M
Contextual Info: DS1000 DS1000 5-Tap Silicon Delay Line FEATURES PIN ASSIGNMENT • All-silicon time delay • 5 taps equally spaced IN 1 14 Vcc NC 2 13 NC • Delays are stable and precise NC 3 12 TAP 1 TAP 2 4 11 NC NC 5 10 TAP 3 TAP 4 6 9 NC GND 7 8 TAP 5 • Both leading and trailing edge accuracy

74F04

Abstract: 74LS DS1000 DS1000M DS1000Z
Contextual Info: DS1000 DS1000 5-Tap Silicon Delay Line FEATURES PIN ASSIGNMENT • All-silicon time delay • 5 taps equally spaced IN 1 14 Vcc NC 2 13 NC • Delays are stable and precise NC 3 12 TAP 1 TAP 2 4 11 NC NC 5 10 TAP 3 TAP 4 6 9 NC GND 7 8 TAP 5 • Both leading and trailing edge accuracy

United Chemi-Con catalogue

Abstract: TAP10Y155UE UL810 United CHEMI-CON
Contextual Info: TAP Series Large Film Ⅲ Polypropylene Ⅲ AC Rated Voltage Ⅲ UL810 Approved Ⅲ ‫؀‬75؇C Maximum Temperature FILM - VAC RATED TAP Ⅲ Actual Size The TAP series offers higher capacitance values when compared to the FAN series. The maximum capacitance value for the TAP series capacitors is 29␮F, which allows for a larger capacitance range

Contextual Info: TAP Series Large Film Ⅲ Polypropylene Ⅲ AC Rated Voltage Ⅲ UL810 Approved Ⅲ ‫؀‬75؇C Maximum Temperature FILM - VAC RATED TAP Ⅲ Actual Size The TAP series offers higher capacitance values when compared to the FAN series. The maximum capacitance value for the TAP series capacitors is 29␮F, which allows for a larger capacitance range

Contextual Info: USB TAP Probe Users Guide Document Number: UTAPUG Rev 10.x, 9/2013 USB TAP Probe Users Guide, Rev. 10.x, 9/2013 2 Freescale Semiconductor, Inc. Contents Section number Title Page Chapter 1 Introducing the CodeWarrior USB TAP Probe 1.1 What is the USB TAP

Contextual Info: DS1003 DALLAS SEMICONDUCTOR 4-Tap Silicon Delay Line for RISC Applications FEATURES PIN ASSIGNMENT • All-silicon time delay IN • Four delayed clock phases from input NC • Input frequency independent NC • Precise tap-to-tap delays NC TAP 3 • Leading and trailing edge precision

Contextual Info: D S 1005 DALLAS SEMICONDUCTOR FEATURES DS1005 5-Tap Silicon Delay Line PIN ASSIGNMENT • All-silicon time delay • 5 taps equally spaced Vcc IN □ 1 16 □ Vcc NC NC □ 2 15 □ NC 3 14 4 13 □ TAP 1 5 12 6 7 11 □ TAP 3 10 □ NC 8 9 □ TAP 5 E TAP 2 E

Contextual Info: Special Connectors A M P Power Tap Connectors A M P Cable Ties Bundling A M P Power Tap Connectors AMP Power Tap connectors are designed for the growing need for power to printed circuit board applications required in today's electronic industry. The tap provides a

MC68EC030 opcode

Abstract: 27F020 ci str 9656 MC68EC030 27C010 MC68340 MC68360 SCR BRX 49 PIN MCM36100S 156 35K 301
Contextual Info: SECTION 8 SCAN CHAIN TEST ACCESS PORT The QUICC provides a dedicated user-accessible test access port TAP that is JTAG compatible. The QUICC TAP contains one additional signal not available with the MC68340 TAP—the test reset (TRST) signal. This signal provides an asynchronous reset to the TAP.

Contextual Info: DALLAS SEMICONDUCTOR DS1010 10-Tap Silicon Delay Line PIN ASSIGNMENT FEATURES • All-silicon time delay • 10 taps equally spaced • Delays are stable and precise IN1 [ 1 14 Nc r 2 13 ] TAP 1 TAP2[ 3 12 ] TAP 3 11 ] TAP 5 ] V cc • Leading and trailing edge accuracy

corning smf fiber optic

Contextual Info: 945 Single Mode Series " Amphenol Tap Couplers Amphenol tap couplers split off very small power percentages 0.5% to 5.0% of fiber optic light signals with low loss over broad wavelength windows at either 1310 or 1550 nm operating wavelengths. These tap splitters are utilized in any application that

74F04

Abstract: 74LS DS1000-IND DS1000M
Contextual Info: D S 1 0 0 0 -IN D U A L L A d s e m ic o n d u c to r FEATURES DS1000-IND Industrial Temperature Range 5-Tap Silicon Delay Line PIN ASSIGNMENT • All-silicon tim e delay W IN 1 NC 2 13 ] NC NC 3 12 ] TAP 1 TAP 2 4 11 ] NC NC 5 10 ] TAP 3 TAP 4 6 9 ] GND 7

74ls series

Abstract: 74F04 74LS DS1000 DS1000M DS1000Z
Contextual Info: DS1000–IND DS1000–IND Industrial Temperature Range 5-Tap Silicon Delay Line FEATURES PIN ASSIGNMENT • All-silicon time delay • 5 taps equally spaced IN 1 14 Vcc NC 2 13 NC • Delays are stable and precise NC 3 12 TAP 1 TAP 2 4 11 NC NC 5 10 TAP 3

DS1000M

Abstract: 74F04 74LS DS1000 DS1000Z
Contextual Info: DS1000–IND DS1000–IND Industrial Temperature Range 5-Tap Silicon Delay Line FEATURES PIN ASSIGNMENT • All-silicon time delay • 5 taps equally spaced IN 1 14 Vcc NC 2 13 NC • Delays are stable and precise NC 3 12 TAP 1 TAP 2 4 11 NC NC 5 10 TAP 3

Contextual Info: m o I e x Insulation Displacement ^ Connectors IDC Ultim ate W ire Tap © @ 192160003 16/14 AWG ©© ©©© 192160005 22/18 AWG Self-tapping (IDC) Tap-And-Run connectors The Wire Tap makes tapping into an existing wire quick, easy and reliable. This Tap-And-Run

X9522

Abstract: X9522B20I-A X9522B20I-B
Contextual Info: Hot Pluggable X9522 Preliminary Information Laser Diode Control for Fiber Optic Modules Triple DCP, Dual Voltage Monitors FEATURES DESCRIPTION • Three Digitally Controlled Potentiometers DCPs —64 Tap - 10 kΩ —100 Tap - 10 kΩ —256 Tap - 100 kΩ

TFN wire insulation

Abstract: 560B
Contextual Info: 3M Scotchlok™ Insulation Displacement Electrical Tap Connector 560B Data Sheet Application October 2008 Use 3M™ Scotchlok™ Insulation Displacement Electrical Tap Connector 560B to electrically connect a tap wire end to a through (run) wire, join parallel run

Contextual Info: 081010 DS1010 DALLAS SEMICONDUCTOR 10-Tap Silicon Delay Line PIN ASSIGNMENT FEATURES • All-silicon time delay IN1 £ 1 14 ] V CC N C [ 2 13 ] TAP 1 TAP2 C 3 12 ] TAP 3 • Leading and trailing edge accuracy TAP 4 £ 4 11 ] TA P 5 • Delay tolerance ±5% or +2 ns, whichever is greater

877-550-JDSU

Contextual Info: Product Bulletin Preliminary Fused Raman Tap Couplers The Raman tap coupler is a compact, low-loss, fused component for tap monitoring pump power in the 14XX window. This device is SMFpigtailed for post-polarization pump multiplexing. Using advanced fused-fiber

DCP100

Abstract: X9522 X9522B20I-A X9522B20I-B
Contextual Info: Hot Pluggable X9522 Preliminary Information Laser Diode Control for Fiber Optic Modules Triple DCP, Dual Voltage Monitors FEATURES DESCRIPTION • Three Digitally Controlled Potentiometers DCPs —64 Tap - 10 kΩ —100 Tap - 10 kΩ —256 Tap - 100 kΩ