Part Number
    Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    SYSCLK DX Search Results

    SYSCLK DX Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    85C471 sis

    Abstract: 85c407 85C471 SIS85C471 85C407 sis SIS 85C471 80486 ADDRESSING MODES cyrix 486 INTEL P24T Cyrix 486 dx2
    Contextual Info: 85C471 Green PC ISA-YES A Single Chip 1. 85C471 OVERVIEW 1,1 Introduction The SiS85C471 single chip controller supports Intel's 80486DX2/DX/SX/SL Enhanced, P24D/P24T/P24C CPU, Cyrix's Cx486S2 M6/M7 CPU and AMD's Am486DXL/DXL2 CPU The SiS85C471 is a high performance, 100% PC/AT compatible single chip controller,


    OCR Scan
    85c471sis85c47180486dx2/dx/sx/slp24d/p24t/p24c+10cx486s2am486dxl/dxl285c471 sis85c40785c407 sissis 85c47180486 addressing modescyrix 486intel p24tcyrix 486 dx2 PDF

    sparc v7

    Contextual Info: TSC695E Rad-Hard Rad-Hard 32-bit SPARC SPARC 32-bit Embedded Processor Processor Embedded Data Sheet Rev.003 - January 2000 1 Preliminary TSC695E Data Sheet Information Foreword TEMIC Semiconductors reserves the right to make changes in the products or specifications contained in this


    Original
    tsc695e32-bitsparc v7 PDF

    Contextual Info: Features • Integer Unit Based on SPARC V7 High-performance RISC Architecture • Optimized Integrated 32/64-bit Floating-point Unit • On-chip Peripherals • • • • • • • • • • • – EDAC and Parity Generator and Checker – Memory Interface


    Original
    32/64-bit40-bit4204c PDF

    Contextual Info: Features • Integer Unit Based on SPARC V7 High-performance RISC Architecture • Optimized Integrated 32/64-bit Floating-point Unit • On-chip Peripherals • • • • • • • • • • • – EDAC and Parity Generator and Checker – Memory Interface


    Original
    32/64-bit40-bit4118j PDF

    ERC32

    Abstract: TSC695F TSC695FL embedded instruction set 5962R0054001VXC
    Contextual Info: Features • Integer Unit Based on SPARC V7 High-performance RISC Architecture • Optimized Integrated 32/64-bit Floating-point Unit • On-chip Peripherals • • • • • • • • • • • – EDAC and Parity Generator and Checker – Memory Interface


    Original
    32/64-bit40-bit4118jerc32+4tsc695ftsc695flembedded instruction set5962r0054001vxc PDF

    Contextual Info: Features • Integer Unit Based on SPARC V7 High-performance RISC Architecture • Optimized Integrated 32/64-bit Floating-point Unit • On-chip Peripherals • • • • • • • • • • • – EDAC and Parity Generator and Checker – Memory Interface


    Original
    32/64-bit40-bit4204c PDF

    7 bit hamming code

    Abstract: TSC695FL ERC32 TSC695 TSC695FL PINS d2590
    Contextual Info: Features • Integer Unit Based on SPARC V7 High-performance RISC Architecture • Optimized Integrated 32/64-bit Floating-point Unit • On-chip Peripherals • • • • • • • • • • • – EDAC and Parity Generator and Checker – Memory Interface


    Original
    32/64-bit40-bit4204c7 bit hamming code+5tsc695flerc32tsc695tsc695fl pinsd2590 PDF

    WE 251

    Abstract: erc32 trap TSC695 ERC32 TSC695F TSC695FL d2786 7 bit hamming code embedded instruction set d2491
    Contextual Info: Features • Integer Unit Based on SPARC V7 High-performance RISC Architecture • Optimized Integrated 32/64-bit Floating-point Unit • On-chip Peripherals • • • • • • • • • • • – EDAC and Parity Generator and Checker – Memory Interface


    Original
    32/64-bit40-bit4118hwe 251+9erc32 traptsc695erc32tsc695ftsc695fld27867 bit hamming codeembedded instruction setd2491 PDF

    Contextual Info: Features • Integer Unit Based on SPARC V7 High-performance RISC Architecture • Optimized Integrated 32/64-bit Floating-point Unit • On-chip Peripherals • • • • • • • • • • • – EDAC and Parity Generator and Checker – Memory Interface


    Original
    32/64-bit40-bit4118i PDF

    WE 251

    Abstract: SPARC T4-2 d2786 ERC32 TSC695F d2687 fdn 156 d2491 TTA0 4118F
    Contextual Info: Features • Integer Unit Based on SPARC V7 High-performance RISC Architecture • Optimized Integrated 32/64-bit Floating-point Unit • On-chip Peripherals: • • • • • • • • • • • – EDAC and Parity Generator and Checker – Memory Interface:


    Original
    32/64-bit40-bit4118fwe 251+8sparc t4-2d2786erc32tsc695fd2687fdn 156d2491tta0 PDF

    ERC32

    Abstract: erc32 trap TSC695 TSC695FL T2815 WE 251
    Contextual Info: Features • Integer Unit Based on SPARC V7 High-performance RISC Architecture • Optimized Integrated 32/64-bit Floating-point Unit • On-chip Peripherals • • • • • • • • • • • – EDAC and Parity Generator and Checker – Memory Interface


    Original
    32/64-bit40-bit4204cerc32+5erc32 traptsc695tsc695flt2815we 251 PDF

    7 bit hamming code

    Abstract: SPARC T4-2 TSC695FL-15MA TSC695FL-15MA-E FDN 305
    Contextual Info: Features • Integer Unit Based on SPARC V7 High-performance RISC Architecture • Optimized Integrated 32/64-bit Floating-point Unit • On-chip Peripherals • • • • • • • • • • • – EDAC and Parity Generator and Checker – Memory Interface


    Original
    32/64-bit40-bit4204b7 bit hamming code+4sparc t4-2tsc695fl-15matsc695fl-15ma-efdn 305 PDF

    ERC32

    Abstract: TSC695 TSC695FL erc32 trap WE 251 d1899
    Contextual Info: Features • Integer Unit Based on SPARC V7 High-performance RISC Architecture • Optimized Integrated 32/64-bit Floating-point Unit • On-chip Peripherals • • • • • • • • • • • – EDAC and Parity Generator and Checker – Memory Interface


    Original
    32/64-bit40-biterc32tsc695+4tsc695flerc32 trapwe 251d1899 PDF

    4-bit even parity checker circuit diagram

    Abstract: circuit diagram of wireless door lock system ERC32 T10 206 00 TSC695F
    Contextual Info: TSC695F Rad-Hard Rad-Hard 32-bit SPARC SPARC 32-bit Embedded Processor Processor Embedded Data Sheet Rev.E - 22 March, 2001 1 TSC695F Data Sheet Information Foreword Atmel Nantes S.A. reserves the right to make changes in the products or specifications contained in this document


    Original
    tsc695f32-bit4-bit even parity checker circuit diagramcircuit diagram of wireless door lock system+2erc32t10 206 00 PDF

    MQFPF256

    Abstract: SPARC 7 specification of 56k resistor TSC695F TSC695 T56 marking
    Contextual Info: Pages 1 to 49 INTEGRATED CIRCUITS, SILICON MONOLITHIC, 32-BIT SPARC EMBEDDED PROCESSOR, BASED ON TYPE TSC695F ESCC Detail Specification No. 9512/003 Issue 2 February 2006 Document Custodian: European Space Agency - see https://escies.org ESCC Detail Specification No. 9512/003


    Original
    32-bittsc695fmqfpf256sparc 7+3specification of 56k resistortsc695t56 marking PDF

    en1 3009

    Abstract: 56KQ MQFP-F256 EM 222 raft pd TSC695F uart example used in k60 l17h 2360D
    Contextual Info: INTEGRATED CIRCUITS, SILICON MONOLITHIC, 32-BIT SPARC EMBEDDED PROCESSOR, BASED ON TYPE TSC695F ESCC Detail Specification No. 9512/003 ISSUE 1 February 2004 esa = 11 ss = -i- 1 1 1 iis = a ii: a Document Custodian: European Space Agency - see https://escies.org


    OCR Scan
    32-bittsc695fen1 300956kq+6mqfp-f256em 222raft pduart example used in k60l17h2360d PDF

    Contextual Info: SONY C X D 1 913 A Q Digital Video Encoder Description The CXD1913AQ is a digital video encoder designed for video CD, car navigation system and other digital video applications. The device accepts ITU-R601 compatible Y, Cb, Cr data and also accepts ITUR656-format Y, Cb, Cr data, and the data are


    OCR Scan
    cxd1913aqitu-r601itur656-format27mhz+364pinqfp-64p-l01qfp064-p-1420-a PDF

    AHA4524A-031

    Abstract: aha4524 AHA4524A-031PTC ANTPC03 LCA-16 PB4540 Quadrature Decoder Interface ICs PS4501 PS4524 Demodulator 256 QAM
    Contextual Info: comtech aha corporation Product Specification AHA4524 Astro LE 4K Block Turbo Product Code Encoder/Decoder This product is covered under multiple patents held or licensed by Comtech AHA Corporation. This product is covered by a Turbo Code Patent License from France Telecom - TDF - Groupe des ecoles des telecommunications.


    Original
    aha4524ps4524100nfaha4524a-031+7aha4524a-031ptcantpc03lca-16pb4540quadrature decoder interface icsps4501demodulator 256 qam PDF

    LCA-16

    Abstract: AHA4522a Quadrature Decoder Interface ICs 24 pin outputs decoder ic aha4524 block diagram of 2 to 4 decoder Decoder 5 to 32 single ic hamming encoder/decoder 1 bit error correction PB4540 pin diagram of 2 to 4 decoder
    Contextual Info: comtech aha corporation Product Specification AHA4522 Astro LE 2K Block Turbo Product Code Encoder/Decoder This product is covered under multiple patents held or licensed by Comtech AHA Corporation. This product is covered by a Turbo Code Patent License from France Telecom - TDF - Groupe des ecoles des telecommunications.


    Original
    aha4522ps4522100nflca-16+9aha4522aquadrature decoder interface ics24 pin outputs decoder icaha4524block diagram of 2 to 4 decoderdecoder 5 to 32 single ichamming encoder/decoder 1 bit error correctionpb4540pin diagram of 2 to 4 decoder PDF

    IC 4033 pin configuration

    Abstract: 5 to 32 decoder Decoder 5 to 32 single ic AHA4524A-031 32 line to 5 encoder IC 5 to 32 decoder circuit AHA4524A-031PTI Decoder 5 to 32 AHA4524 PS-4524
    Contextual Info: comtech aha corporation Product Specification AHA4524 4 Kbit Block Turbo Product Code Encoder/Decoder This product is covered under multiple patents held or licensed by Comtech AHA Corporation. This product is covered by a Turbo Code Patent License from France Telecom - TDF - Groupe des ecoles des telecommunications.


    Original
    aha4524ps4524100nfic 4033 pin configuration+85 to 32 decoderdecoder 5 to 32 single icaha4524a-03132 line to 5 encoder ic5 to 32 decoder circuitaha4524a-031ptidecoder 5 to 32ps-4524 PDF

    mec oscillator

    Abstract: erc32 trap ERC32 2M x 16 DPRAM TSC691E TSC692E TSC693E
    Contextual Info: TSC693E TSC693E Memory Controller User's Manual For Embedded Real time 32-bit Computer ERC32 for SPACE Applications MATRA MHS Rev. D (10 Apr. 97) 1 TSC693E TABLE OF CONTENTS Page 1. 1.1. 1.2. 1.2.1. 1.2.2. 1.3. 1.4. 1.4.1. 1.4.2. 1.4.3. INTRODUCTION . 4


    Original
    tsc693e32-biterc32mec oscillator+4erc32 trap2m x 16 dpramtsc691etsc692e PDF

    TSB12LV23

    Contextual Info: TSB41AB1 IEEE 1394aĆ2000 ONEĆPORT CABLE TRANSCEIVER/ARBITER SLLS423I − JUNE 2000 − REVISED MARCH 2005 D Fully Supports Provisions of IEEE D D D D D D D D D Failsafe Circuitry Senses Sudden Loss of 1394-1995 Standard for High Performance Serial Bus† and IEEE 1394a-2000


    Original
    tsb41ab11394a2000slls423i1394a-2000+1tsb12lv23 PDF

    TSB12LV21

    Abstract: TSB12LV22 TSB12LV23 TSB12LV26 TSB12LV31 TSB12LV41 TSB12LV42 TSB41AB1 TSB41LV01
    Contextual Info: TSB41AB1 IEEE 1394aĆ2000 ONEĆPORT CABLE TRANSCEIVER/ARBITER SLLS423D – JUNE 2000 – REVISED SEPTEMBER 2002 D Fully Supports Provisions of IEEE D D D D D D D D 1394-1995 Standard for High Performance Serial Bus† and IEEE 1394a-2000 Fully Interoperable With FireWire and


    Original
    tsb41ab11394a2000slls423d1394a-2000+8tsb12lv21tsb12lv22tsb12lv23tsb12lv26tsb12lv31tsb12lv41tsb12lv42tsb41lv01 PDF

    TSB12LV23

    Contextual Info: TSB41AB1 IEEE 1394a-2000 ONE-PORT CABLE TRANSCEIVER/ARBITER SLLS423A – JUNE 2000 – REVISED NOVEMBER 2000 D Fully Supports Provisions of IEEE D D D D D D D D 1394-1995 Standard for High Performance Serial Bus† and IEEE 1394a-2000 Fully Interoperable With FireWire and


    Original
    tsb41ab11394a-2000slls423a1394a-200h+1tsb12lv23 PDF