SXT FRAMER Search Results

SXT FRAMER Datasheets Context Search

Catalog Datasheet	Type	Document Tags	PDF
RRUS 32 Abstract: RRUS 01 RRUS 12 BBU RRU obsai virtex ucf file 6 lte RF Transceiver y2970 VIRTEX-5 GTX ethernet xilinx vhdl Contextual Info: OBSAI v3.3 DS612 September 16, 2009 Product Specification Introduction LogiCORE IP Facts The LogiCORE IP OBSAI core implements an OBSAI RP3 interface supporting RP3-01 at 768 Mbps, 1.5 Gbps, and 3 Gpbs using GTP or GTX transceivers available for Virtex -6 and Virtex-5 FPGAs. The OBSAI core can be	Original	ds612 rp3-01 16/lte rrus 32 +9rrus 01 rrus 12 bbu rru obsai virtex ucf file 6 lte rf transceiver y2970 virtex-5 gtx ethernet xilinx vhdl	PDF
RRUS 01 Abstract: free source code for cdma transceiver using vhdl vhdl code for demultiplexer 16 to 1 using 4 to 1 BBU RRU vhdl code for multiplexer 8 to 1 using 2 to 1 lte RF Transceiver DS612 obsai RRUS VIRTEX-5 Contextual Info: OBSAI v2.1 DS612 June 27, 2008 Product Specification Introduction LogiCORE IP Facts The LogiCORE IP OBSAI core implements an OBSAI RP3 interface supporting RP3-01 at 768 Mbps, 1.5 Gbps, and 3 Gpbs using RocketIO™ GTP or GTX transceivers available for Virtex -5 FPGAs. The OBSAI core can be	Original	ds612 rp3-01 rrus 01 free source code for cdma transceiver using vhdl +7vhdl code for demultiplexer 16 to 1 using 4 to 1 bbu rru vhdl code for multiplexer 8 to 1 using 2 to 1 lte rf transceiver obsai rrus virtex-5	PDF
adaptive algorithm dpd Abstract: virtex GTH xilinx digital Pre-distortion DSP48E1 SX475T FPGA Virtex 6 Ethernet Virtex 6 3G-SDI serializer 6.25G interlaken network processor Contextual Info: FPGA FAMILY virtex-6 FPGAs Th e H ig h-Pe r for mance Prog ram mab le Si licon Fou n dation for Targ ete d Desig n Platfor ms Satisfying the Insatiable Demand for Higher Bandwidth The Programmable Imperative The High-Performance Silicon Foundation • Competitive forces are driving	Original	adaptive algorithm dpd virtex gth xilinx digital pre-distortion dsp48e1 +6sx475t fpga virtex 6 ethernet virtex 6 3g-sdi serializer 6.25g interlaken network processor	PDF
9718h Abstract: 11973H VC12 LEVEL ONE COMMUNICATIONS SXT6051 SXT framer HT 648 Decoder Rx 9802h Contextual Info: DATA SHEET MAY 1998 Revision 1.1 SXT6051 STM-1/0 SDH Overhead Terminator General Description Features The SXT6051 Overhead Terminator implements the Regenerator Section Termination, Multiplexer Section Termination and Higher Order Path Termination in STM-0	Original	sxt6051 51mb/s 155mb/s sxt6251 +79718h 11973h vc12 level one communications sxt framer ht 648 decoder rx 9802h	PDF
Contextual Info: P ro d u c t O vervie FEBRUARY 1998 Revision 1.0 SXT6251 21E1 Mapper General Description The SXT6251 21E1 Mapper performs asynchronous map ping and demapping of 21 E l PDH signals into SDH. The PDH side interfaces with E l LIU and framers via NRZ Clock & Data, while the SDH side uses a standard Telecom	OCR Scan	sxt6251 sxt6051	PDF
vhdl code for demultiplexer Abstract: RRUS 01 BBU RRU free source code for cdma transceiver using vhdl obsai vhdl code for demultiplexer 8 to 1 using 4 to 1 vhdl code for demultiplexer for 1 to 8 using 1 to 4 vhdl code lte remote rf RRUS Contextual Info: OBSAI v1.1 DS612 August 8, 2007 Product Specification Introduction LogiCORE Facts The LogiCORE OBSAI core implements an OBSAI RP3 interface supporting RP3-01 at 768 MB, 1.5 Gbps, and 3 Gbps per second using RocketIO™ GTP Transceivers available for Virtex™-5 FPGAs. The OBSAI core	Original	ds612 rp3-01 g/getieee802/vhdl code for demultiplexer +9rrus 01 bbu rru free source code for cdma transceiver using vhdl obsai vhdl code for demultiplexer 8 to 1 using 4 to 1 vhdl code for demultiplexer for 1 to 8 using 1 to 4 vhdl code lte remote rf rrus	PDF
3g call flow Abstract: XAPP1014 vhdl code for multiplexing table dvb-t SMPTE 296M timing 720p30 smpte 424m to smpte 274m hd-SDI deserializer LVDS 20k preset variable resistor vhdl code for multiplexing Tables in dvb-t ML571 verilog code for interpolation filter Contextual Info: Audio/Video Connectivity Solutions for Virtex-5 FPGAs Reference Designs for the the Broadcast Industry: Volume 2 Broadcast Industry: Volume 2 [optional] XAPP1014 v1.0 April 29, 2009 [optional] Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development	Original	xapp1014 3g call flow vhdl code for multiplexing table dvb-t smpte 296m timing 720p30 +6smpte 424m to smpte 274m hd-sdi deserializer lvds 20k preset variable resistor vhdl code for multiplexing tables in dvb-t ml571 verilog code for interpolation filter	PDF
XAPP1014 Abstract: smpte 424m to smpte 274m 3G-SDI serializer XAPP224 DATA RECOVERY 425M SMPTE-305M PCIe BT.656 ML571 vhdl code for multiplexing Tables in dvb-t SONY service manual circuits Contextual Info: Audio/Video Connectivity Solutions for Virtex-5 FPGAs Reference Designs for the Broadcast Industry: Volume 2 XAPP1014 v1.2 November 9, 2009 Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development	Original	xapp1014 smpte 424m to smpte 274m 3g-sdi serializer xapp224 data recovery +6425m smpte-305m pcie bt.656 ml571 vhdl code for multiplexing tables in dvb-t sony service manual circuits	PDF
san francisco telecom Abstract: X1HB 001H MTC21 SXT6251 MTC11 MTD16 P1396 MTC13 MTC15 Contextual Info: DATA SHEET MAY 1998 Revision 1.1 SXT6251 21 E1 SDH Mapper General Description Features The SXT6251 21E1 Mapper performs asynchronous mapping and demapping of 21 E1 PDH signals into SDH. The PDH side interfaces with E1 LIUs and framers via NRZ Clock & Data, while the SDH side uses a standard Telecom	Original	sxt6251 sxt6051 san francisco telecom x1hb +7001h mtc21 mtc11 mtd16 p1396 mtc13 mtc15	PDF
ABBA Abstract: LXT6051QE 9922H AU-AIS LXT6051 VC12 SLXT6051 LXT6251 W117 Contextual Info: Datasheet JUNE 1999 Revision 2.0 LXT6051 STM-1/0 SDH Overhead Terminator General Description Features The LXT6051 Overhead Terminator implements the Regenerator Section Termination, Multiplexer Section Termination and Higher Order Path Termination in STM-0	Original	lxt6051 51mb/s 155mb/s lxt6251 +7abba lxt6051qe 9922h au-ais vc12 slxt6051 w117	PDF
T08AA Abstract: IBM21A300BGB 8x32 sram 1121D MCM6205 1258H ibm21a300 Contextual Info:  PCI to SSA Interface Version 2.2 Databook  Copyright and Disclaimer  Copyright International Business Machines Corporation 1999 All Rights Reserved Printed in the United States of America July-1999 The following are trademarks of International Business Machines Corporation in the United States, or other countries,	Original	july-1999 ibm21a300bgb t08aa 8x32 sram +41121d mcm6205 1258h ibm21a300	PDF