STATE-MACHINE STRUCTURE Search Results
STATE-MACHINE STRUCTURE Result Highlights (5)
| Part | ECAD Model | Manufacturer | Description | Download | Buy |
|---|---|---|---|---|---|
| L77TWC27W2SMP2SV3RRM6 | Amphenol Communications Solutions | Dsub Machined Hybrid 27W2 Power | |||
| L717TWB13W3PEP2SV4FRM6 | Amphenol Communications Solutions | Dsub Machined Hybrid 13W3 Power | |||
| L77TWB13W3SMP2SV4RRM6 | Amphenol Communications Solutions | Dsub Machined Hybrid 13W3 Power | |||
| L177TWA7W2SEP3SV | Amphenol Communications Solutions | Dsub Machined Hybrid 7W2 Coax&Signal | |||
| L717TWB17W2PEP3SV | Amphenol Communications Solutions | Dsub Machined Hybrid 17W2 Power |
STATE-MACHINE STRUCTURE Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
List three types of PAL output logic
Abstract: bit-slice
|
Original |
list three types of pal output logicbit-slice | |
CS8130
Abstract: crystal 7.3728MHz ISP 22V10 rs232 to irda schematic ispcode ISPGAL22V10C-15LJ
|
Original |
cs8130crystal 7.3728mhzisp 22v10rs232 to irda schematic+2 | |
CS8130Contextual Info: The Basics of One-Wire ISPI with an ISP-IrDA Example TM control pins for the programming state machine. The Mode pin combines with SDI to control the programming state machine. The Serial Clock SCLK pin is used to clock the internal serial shift registers and the ISP state |
Original |
cs8130 | |
|
Contextual Info: The Basics of One-Wire ISPs with an ISP-IrDA Example control pins for the programming state machine. The Mode pin combines with SDI to control the programming state machine. The Serial Clock SCLK pin is used to clock the internal serial shift registers and the ISP state |
Original |
1-800-lattice | |
22V10DContextual Info: PALC22V10D _ PRELIM INARY SEMICONDUCTOR Flash Erasable, Reprogrammable CMOS PAL Device -10 ns commercial 7 ns tco 5 ns t$ 10 ns tpo 100-MHz state machine -12 ns military and industrial 10 ns tco 5 ns t§ 12 ns tpu 83-MHz state machine - A 15-ns commercial and military |
OCR Scan |
palc22v10d100-mhz83-mhz15-ns+6 | |
|
Contextual Info: CYPRESS SEMICONDUCTOR Flash Erasable, Reprogrammable CMOS PAL Device DIP, LCC, and PLCC available — 7.5 ns commercial version 5 ns tco 5 ns t§ 7.5 ns tpo 133-MHz state machine — 10 ns military and industrial ver sions 6 ns tco 6 ns tg 10 ns tpo 110-MHz state machine |
OCR Scan |
133-mhz110-mhz15-ns25-ns+4 | |
16V88
Abstract: 16V8 PALCE16V8 PALCE16V8-10 PALCE16V8-15 PALCE16V8-25 PALCE16V8-5 PALCE16V8-7 PALCE16V8L-15 PALCE16V8L-25
|
Original |
palce16v8125-mhz62-mhz16v8l+9 | |
16v8
Abstract: 16R4 programming specification 64 CERAMIC LEADLESS CHIP CARRIER LCC application PAL 16l8 16v8 programming 16V8-10 CERAMIC LEADLESS CHIP CARRIER palce16v8 programming guide PALCE16V8-15DMB PALCE16V8-25PC
|
Original |
palce16v8125-mhz62-mhz16v8l+10 | |
data sheet transistor 9012
Abstract: PALC20G10 dd 127 dd 127 d PDF IC 9012 20G10 9012 011 ic 9012 transistor 9012 transistors equivalent 9012 123B
|
Original |
data sheet transistor 9012palc20g10dd 127 dd 127 dpdf ic 9012+6 | |
20G10
Abstract: S12B 123B CY7C277 PALCE22V10 PLDC20G10 S12A bit-slice PALC20G10
|
Original |
20g10s12b123bcy7c277+5 | |
state-machine structure
Abstract: PDF IC 9012 SR flip flop using discrete gates 123B 20G10 CY7C277 PALCE22V10 PLDC20G10 S12A S12B
|
Original |
state-machine structurepdf ic 9012sr flip flop using discrete gates123b+6 | |
|
Contextual Info: Application Note 1709 Author: J. Pflasterer ISL12022M EEPROM Recall Procedure Register Structure The ISL12022M device is a high-accuracy, temperature compensated Real Time Clock RTC . An internal temperature sensor and state machine adjust the oscillator frequency to |
Original |
isl12022man1709 | |
FANUC ELECTRICAL MANUAL
Abstract: fanuc fanuc-designated water level control fanuc encoder fanuc 31i FANUC robocut WATER LEVEL CONTROL OF MOTOR free Fanuc motor servo motor fanuc part number
|
Original |
31i-wa15-inchfanuc electrical manualfanuc+8 | |
U58 707
Abstract: u58 821 XC3090
|
Original |
xc2064xc3090xc4005xc521generator+4 | |
|
|
|||
PLS105
Abstract: PLS30S16-40PC
|
OCR Scan |
pls30s16-4028-pin2149-033a2149-034a+2 | |
|
Contextual Info: 2900 Family/ Bipolar Microprocessor IDM29811 Next-Address Controller General Description The \D M 29811 next-address control unit is specifically designed for next address control of the ID M 2911A sequencer. The device can be used in high-performance computer control systems, structured state machine |
OCR Scan |
idm29811 | |
AN44001
Abstract: coffee machine circuit AN4400 programmable coffee maker brew AN2261 AN2365 CY8C24794 AN-440
|
Original |
an44001cy8c20xxxcy8c21xxxcy8c24x23a+10 | |
|
Contextual Info: IDM29811 S National Semiconductor IDM29811 Next-Address Controller General Description The IDM29811 next-address control u n it is specifically designed fo r next address control o f the IDM2911A sequencer. The device can be used in high-performance computer control systems, structured state machine |
OCR Scan |
idm29811idm2911aidm2981idm29811jc+2 | |
eps448Contextual Info: STG& SAM _ EPLDs Synchronous State Machine & Wavefonn Generation Devices User I/O EPS464: Synchronous Timing Generator EPS448: Stand-Alone Microsequencer □ G enerates com plex control timing waveforms for all types of imaging applications CCD im agers, video |
OCR Scan |
eps46466-mhz44-pin30-mhz+3 | |
|
Contextual Info: AS8204 TTP/C-C2S Communication Controller State-Machine 100Pin Preliminary Data Sheet Rev. 3.0, December 2002 AS8204 TTP/C-C2S Communication Controller – Preliminary Data Sheet 1 Revision Date Nr Modification Name Department 25.07.2001 1 New edition W. Ettlmayr |
Original |
as8204100pin | |
PLS105
Abstract: PLS105-37 PLS168
|
OCR Scan |
pls105-37pls167-33pls168-33pls105+2 | |
u58 821
Abstract: verilog code for implementation of eeprom eeprom programmer schematic PAL 007 pioneer verilog code for implementation of rom all ic datasheet in one pdf file alpha i64 vhdl projects abstract and coding rs232 schematic diagram pinout of bel 187 transistor
|
Original |
xc2064xc3090xc4005xc5210+13 | |
|
Contextual Info: IDT74LVCH2541A 3.3V CMOS ADVANCE INFORMATION OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O, BUS-HOLD DESCRIPTION: FEATURES: - 0.5 MICRON CMOS Technology ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model C = 200pF, R = 0 |
OCR Scan |
idt74lvch2541amil-std-883200pf635mm+1 | |
|
Contextual Info: IDT74LVCH2541A 3.3V CMOS ADVANCE INFORMATION OCTAL BUFFER/DRIVER WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O, BUS-HOLD DESCRIPTION: FEATURES: - 0.5 MICRON CMOS Technology ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model C = 200pF, R = 0 |
OCR Scan |
idt74lvch2541amil-std-883200pf635mm+1 | |