Part Number
    Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    SRIA 0 Search Results

    SF Impression Pixel

    SRIA 0 Price and Stock

    iEi Integration Corporation

    iEi Integration Corporation iWB-AP6275SDSR-IA-R10

    Multiprotocol Modules Radio Frequency Module,WIFI+Bluetooth Module,AP6275SDSR,2T2R,802.11 a/b/g/n/ac/ax Wi-Fi + BT 5.3; with Internal WIFI 6E antenna, FCC ID,RoHS
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Mouser Electronics iWB-AP6275SDSR-IA-R10
    • 1 $106.04
    • 10 $99.98
    • 100 $93.92
    • 1000 $93.92
    • 10000 $93.92
    Get Quote

    SRIA 0 Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    Contextual Info: r~ I-.-" i •ír ~T~ 31770 • '54'i •V*' = '' . . *v:-. D f * • -• Í' \ ’s -T<' !*•' T ' . /* ;• " 4h* «W«P. N “ UND! ' : 0 . 9-22-7/ ’ }- > v P?13X O/sj Z- -/ T~ oßS. 2-2 RE/ G?-59ä C - t: ; v ftr 1/Q-/3-87 H+L ■N ; k. .2CÄ - f—


    OCR Scan
    PDF

    Contextual Info: Fast recovery silicon diodes. 1 Amp. to 1.5 Amps. The plastic material carries U/L recognition 94V-0. TY PE Axial Lead | S.M .D. Maximum Average Forward Rectified Current I fca v Ta A) I ( °C) Max. Recurrent Reverse Voltage V rrm (V) Repetitive Peak Forward


    OCR Scan
    41/smaba158fr154fr155+2fr157fr157-str PDF

    MAX514ACWI

    Abstract: MAX400 MAX514 MAX514ACNG MAX514AENG MAX514AEWI MAX514BCNG MAX514BCWI MAX514BENG
    Contextual Info: yi/i/jxi/i/i 19-4516; Rev 1; 2/97 CMOS Quad, 12-Bit, Serial-Input Multiplying DAC The M AX514 contains four 12-bit R-2R m ultiplying d ig ital-to-analog converters D ACs , each with a serial-in parallel-out shift register, a DAC register, and control logic. The M AX514’s 3-wire serial interface design mini­


    OCR Scan
    12-bitmax514max514acwimax400+6max514acngmax514aengmax514aewimax514bcngmax514bcwimax514beng PDF

    MAX514ACWI

    Contextual Info: >i/i>jxiyi/i 19-4516; Rev. O; 12/91 CMOS Quad, 12-Bit, S erial-Input M ultiplying DAC _ G eneral D escription The MAX514 contains four 12-bit R-2R m ultiplying digital-to-analog converters DACs , each with a serial-in parallel-out shift register, a DAC register, and control


    OCR Scan
    12-bit24-pin28-pinmax514+1max514acwi PDF

    Contextual Info: LA-LatticeECP3 Automotive Family Data Sheet Advance DS1041 Version 01.1, April 2014 LA-LatticeECP3 Automotive Family Data Sheet Introduction April 2014 Advance Data Sheet DS1041 Features  AEC-Q100 Tested and Qualified  Higher Logic Density for Increased System


    Original
    ds1041aec-q100 PDF

    LFE3-17EA

    Abstract: DS1021 ECP3-35 ECP3-95 LFE3-17EA-7FN484C lfe370e6fn672i LFE3-70EA8FN672 lfe3-70e 4420 ba LFE3-70EA-7FN484C
    Contextual Info: LatticeECP3 Family Data Sheet Preliminary DS1021 Version 01.6, March 2010 LatticeECP3 Family Data Sheet Introduction November 2009 Preliminary Data Sheet DS1021 Features • Dedicated read/write levelling functionality • Dedicated gearing logic • Source synchronous standards support


    Original
    ds10218b10b10-bitlfe3-150ea+12latticeecp3-70ealatticeecp395ealatticeecp3-95ealfe3-17eaecp3-35ecp3-95lfe3-17ea-7fn484clfe370e6fn672ilfe3-70ea8fn672lfe3-70e4420 balfe3-70ea-7fn484c PDF

    fr 3709 z

    Contextual Info: LatticeECP3 Family Data Sheet DS1021 Version 02.3EA, June 2013 LatticeECP3 Family Data Sheet Introduction February 2012 Data Sheet DS1021 Features • Dedicated read/write levelling functionality • Dedicated gearing logic • Source synchronous standards support


    Original
    ds10218b10b10-bitfr 3709 z PDF

    Contextual Info: LatticeECP3 Family Data Sheet DS1021 Version 02.4EA, September 2013 LatticeECP3 Family Data Sheet Introduction February 2012 Data Sheet DS1021 Features • Dedicated read/write levelling functionality • Dedicated gearing logic • Source synchronous standards support


    Original
    ds10218b10b10-bit PDF

    Contextual Info: LatticeECP3 Family Data Sheet DS1021 Version 02.1EA, February 2012 LatticeECP3 Family Data Sheet Introduction February 2012 Data Sheet DS1021 Features • Dedicated read/write levelling functionality • Dedicated gearing logic • Source synchronous standards support


    Original
    ds10218b10b10-bitother3-17ea+2328-balllatticeecp3-17ea PDF

    Contextual Info: LatticeECP3 Family Handbook HB1009 Version 04.2, February 2012 LatticeECP3 Family Handbook Table of Contents February 2012 Section I. LatticeECP3 Family Data Sheet Introduction Features . 1-1


    Original
    hb1009tn1177tn1178tn1179+6tn1180tn1181tn1182tn1169tn1184tn1149 PDF

    Contextual Info: LatticeECP3 Family Handbook HB1009 Version 05.0, November 2012 LatticeECP3 Family Handbook Table of Contents November 2012 Section I. LatticeECP3 Family Data Sheet Introduction Features . 1-1


    Original
    hb1009tn1176tn1178tn1177+2tn1180tn1169 PDF

    lfxp2-40e

    Abstract: LVCMOS25 LD48 LFXP2-17E-5FTN256C HB1004 ispLEVER project Navigator route place LFXP2-5E-5QN IPUG35 LFXP2-8E
    Contextual Info: LatticeXP2 Family Handbook HB1004 Version 02.9, May 2011 LatticeXP2 Family Handbook Table of Contents May 2011 Section I. LatticeXP2 Family Data Sheet Introduction Features . 1-1


    Original
    hb1004tn1144tn1220tn1143+8lfxp2-40elvcmos25ld48lfxp2-17e-5ftn256cisplever project navigator route placelfxp2-5e-5qnipug35lfxp2-8e PDF

    Contextual Info: LatticeECP/EC Family Handbook HB1000 Version 03.7, September 2012 LatticeECP/EC Family Handbook Table of Contents September 2012 Section I. LatticeECP/EC Family Data Sheet Introduction Features . 1-1


    Original
    hb1000tn1008tn1010tn1018+3tn1071tn1074tn1078 PDF