SPECIFICATIONS OF BASIC LOGIC GATES 74 SERIES Search Results
SPECIFICATIONS OF BASIC LOGIC GATES 74 SERIES Result Highlights (5)
Part | ECAD Model | Manufacturer | Description | Download | Buy |
---|---|---|---|---|---|
PQU650M-F-COVER | Murata Manufacturing Co Ltd | PQU650M Series - 3x5 Fan Cover Kit, RoHs Medical | |||
LQW18CN4N9D0HD | Murata Manufacturing Co Ltd | Fixed IND 4.9nH 2600mA POWRTRN | |||
LQW18CNR33J0HD | Murata Manufacturing Co Ltd | Fixed IND 330nH 630mA POWRTRN | |||
DFE322520F-R47M=P2 | Murata Manufacturing Co Ltd | Fixed IND 0.47uH 8500mA NONAUTO | |||
DFE32CAH4R7MR0L | Murata Manufacturing Co Ltd | Fixed IND 4.7uH 2800mA POWRTRN |
SPECIFICATIONS OF BASIC LOGIC GATES 74 SERIES Datasheets Context Search
Catalog Datasheet | Type | Document Tags | |
---|---|---|---|
full adder circuit using nor gates
Abstract: full subtractor circuit using nand gate full subtractor circuit using nor gates full subtractor circuit using decoder 8 bit carry select adder verilog codes half adder 74 full subtractor circuit nand gates 8 bit subtractor 3 bit carry select adder verilog codes full subtractor circuit using nand gates
|
Original |
CLA70000 DS2462 full adder circuit using nor gates full subtractor circuit using nand gate full subtractor circuit using nor gates full subtractor circuit using decoder 8 bit carry select adder verilog codes half adder 74 full subtractor circuit nand gates 8 bit subtractor 3 bit carry select adder verilog codes full subtractor circuit using nand gates | |
full subtractor circuit using decoder
Abstract: full subtractor circuit using nor gates tdb 158 dp VHDL program 4-bit adder 8 bit carry select adder verilog codes full subtractor circuit using nand gate full adder circuit using nor gates full subtractor circuit using nand gates full subtractor circuit nand gates 0-99 counter by using 4 dual jk flip flop
|
Original |
CLA70000 DS2462 full subtractor circuit using decoder full subtractor circuit using nor gates tdb 158 dp VHDL program 4-bit adder 8 bit carry select adder verilog codes full subtractor circuit using nand gate full adder circuit using nor gates full subtractor circuit using nand gates full subtractor circuit nand gates 0-99 counter by using 4 dual jk flip flop | |
8 bit carry select adder verilog codes
Abstract: full subtractor circuit using decoder 3 bit carry select adder verilog codes tdb 158 dp gec plessey semiconductor full subtractor circuit using nor gates full adder circuit using nor gates mc2870 VHDL program 4-bit adder 8 bit subtractor
|
Original |
CLA70000 8 bit carry select adder verilog codes full subtractor circuit using decoder 3 bit carry select adder verilog codes tdb 158 dp gec plessey semiconductor full subtractor circuit using nor gates full adder circuit using nor gates mc2870 VHDL program 4-bit adder 8 bit subtractor | |
full subtractor circuit nand gates
Abstract: 8 bit carry select adder verilog codes PLESSEY CLA low power and area efficient carry select adder v 32 bit barrel shifter vhdl advantages of master slave jk flip flop half adder 74 full subtractor circuit using nand gate 0-99 counter by using 4 dual jk flip flop 3 bit carry select adder verilog codes
|
Original |
CLA70000 full subtractor circuit nand gates 8 bit carry select adder verilog codes PLESSEY CLA low power and area efficient carry select adder v 32 bit barrel shifter vhdl advantages of master slave jk flip flop half adder 74 full subtractor circuit using nand gate 0-99 counter by using 4 dual jk flip flop 3 bit carry select adder verilog codes | |
dc cdi schematic diagram
Abstract: cdi schematic DD139 Newmarket Microsystems cdi schematic diagram Newmarket Transistors DD240 DD193 level shifter from TTL to CMOS bidirectional Newmarket Transistors 275
|
OCR Scan |
CSB8000 11-87/Printed dc cdi schematic diagram cdi schematic DD139 Newmarket Microsystems cdi schematic diagram Newmarket Transistors DD240 DD193 level shifter from TTL to CMOS bidirectional Newmarket Transistors 275 | |
GP144Contextual Info: GEC P L E S S E Y Is e m i c o n d u c t o r s MARCH 1992 ! 2462 - 3.1 CLA70000 SERIES HIGH DENSITY CMOS GATE ARRAYS S u persedes Jan uary 1992 edition R ecent advances in CMOS processing technology and im p ro vem e nts in design a rch ite ctu re have led to the |
OCR Scan |
CLA70000 GP144 | |
INVP inverterContextual Info: October 1989 PRELIMINARY OPEN ASIC DATA SHEET RADIATION TOLERANT LIBRARY MBRT GATE ARRAY SERIES - 2\xJ2 METAL LAYERS MB 0850RT - MB 1300RT - MB 2000RT - MB 2700RT - MB 3200RT MB 4000RT - MB 5000RT - MB 6600RT - MB 7500RT FEATURES ON CHIP SPECIAL FUNCTION - test mode |
OCR Scan |
0850RT 1300RT 2000RT 2700RT 3200RT 4000RT 5000RT 6600RT 7500RT INVP inverter | |
dc cdi schematic diagram
Abstract: ac cdi schematic diagram cdi schematic oz 8602 gm dm165 DM240 cdi schematics CMOS 4000 Series family databook DM195 DM273
|
OCR Scan |
9957S> 8602-R1 5M11-86/Printed dc cdi schematic diagram ac cdi schematic diagram cdi schematic oz 8602 gm dm165 DM240 cdi schematics CMOS 4000 Series family databook DM195 DM273 | |
full subtractor circuit using decoder and nand ga
Abstract: PLESSEY CLA LC28 full adder 2 bit ic GP144
|
OCR Scan |
CLA70000 full subtractor circuit using decoder and nand ga PLESSEY CLA LC28 full adder 2 bit ic GP144 | |
H7442
Abstract: Matra-Harris Semiconductor
|
OCR Scan |
||
Matra-Harris Semiconductor
Abstract: MB-7500 pn sequence generator using d flip flop H749 H741 matra harris gate array H7444 INVP inverter MB-4000 multi 9 ihp 1c
|
OCR Scan |
||
fairchild military nand gates
Abstract: 7400 fan-out cmos
|
OCR Scan |
FGC6000 fairchild military nand gates 7400 fan-out cmos | |
A138G2
Abstract: t166h TTL catalog binary counters with D-flip flop 2-bit adder layout ON48 nand gate layout Q6600C T175 AN14
|
OCR Scan |
Q6000 Q1400C Q6600C. A138G2 t166h TTL catalog binary counters with D-flip flop 2-bit adder layout ON48 nand gate layout Q6600C T175 AN14 | |
transistor bL P09
Abstract: MB625xxx mb62xxxx mb620 transistor phl 218 MB623xxx mb625 MB624xxx N4KD FPT-70P-M
|
OCR Scan |
MB62XXXX MB60XXXX T-160P F160001S-2C 40-LEAD OIP-40P-M U1M1T60 D40008S-1Ç transistor bL P09 MB625xxx mb620 transistor phl 218 MB623xxx mb625 MB624xxx N4KD FPT-70P-M | |
|
|||
74ls82
Abstract: 74245 BIDIRECTIONAL BUFFER IC 74ls150 ph 4531 diode 4583 dual schmitt trigger ic D flip flop 7474 74245 BUFFER IC ic 7483 BCD adder data sheet ic 74139 Quad 2 input nand gate cd 4093
|
OCR Scan |
||
Contextual Info: 6EC PLESSEY SEHICONDS 31E D • 37bô5E5 0011735 1 ■ 'T '4 Z - I~ 0 S • PLESSEY S E M IC O N D U C T O R S ■- ■■ ■ — JUNE1"° ULA DS SERIES HIGH PERFORMANCE ARRAYS FOR 100MHz DIGITAL ASIC SYSTEMS (Supersedes May 1989 edition Plessey Semiconductors DS Series of ULAs has been |
OCR Scan |
100MHz | |
Contextual Info: F10K VOLTAGE COMPENSATED ECL SERIES GENERAL DESCRIPTION — Fairchild F10K Series Emitter Coupled Logic ECL circuitsare high speed, low power logic elements intended for use in high speed systems such as central processors, memory controllers, peripheral equipment, instrumentation and digital communication systems. |
OCR Scan |
||
Q24060
Abstract: transistor D1303 m1-6116 Q24008
|
OCR Scan |
Q24000 /D1303-0790 Q24060 transistor D1303 m1-6116 Q24008 | |
Contextual Info: JUNE 1990 PLESSEY SEMICONDUCTORS : ULA DS SERIES HIGH PERFORMANCE ARRAYS FOR 100MHz DIGITAL ASIC SYSTEMS Supersedes May 1989 edition Plessey Semiconductors DS Series o f ULAs has been developed specifically to provide a low power ASIC solution for systems with speed requirements to over 100MHz and |
OCR Scan |
100MHz 100MHz 250MHz | |
LL9000
Abstract: 7400 series logic gates IC TTL 7400 quiescent power
|
OCR Scan |
LL9000 C0037 7400 series logic gates IC TTL 7400 quiescent power | |
cc770
Abstract: 132-LDCC D6011 cc-575 Q24008
|
OCR Scan |
AMCCQ24000 Q24000 cc770 132-LDCC D6011 cc-575 Q24008 | |
cq24-000
Abstract: Q24060 98l18
|
OCR Scan |
Q24000 Q24000 A7D1320-0892 755-AMCC cq24-000 Q24060 98l18 | |
Contextual Info: FU JITSU UHB SERIES 1.5p CMOS GATE ARRAYS MB62XXXX MB60XXXX Septem ber 1988 Edition 1.1 DESCRIPTION The UHB series o f 1 .5-m icron CMOS gate arrays Is a highly Integrated low -pow er, ultra high-speed product fam ily th a t derives its enhanced perform ance and increased user flexibility fro m the use of a system -proven, dual-colum n gate s tru ctu re and 2-layer |
OCR Scan |
MB62XXXX MB60XXXX FPT-160PM01) 40-LEAD DIP-40P-M01) 54JTYP 40006S-1C | |
Contextual Info: VITESSE VSC3K/VSC5K/VSC1OK/VSC15 K / VSC20K8R/VSC30K High Performance FURY Series G a te Arrays FEATURES • Superior performance: High speed/low power • High density channelled architecture up to 100% utilization • Proven 0.8(1 H-GaAs E/D M ESFET process |
OCR Scan |
VSC3K/VSC5K/VSC1OK/VSC15 VSC20K8R/VSC30K VSC30K |