SN74LVC112APW |
|
Texas Instruments
|
Dual Negative-Edge-Triggered J-K Flip-Flop With Clear And Preset 16-TSSOP -40 to 85 |
|
Original |
PDF
|
SN74LVC112APW |
|
Texas Instruments
|
DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET |
|
Original |
PDF
|
SN74LVC112APW |
|
Texas Instruments
|
SN74LVC112 - Dual Negative-Edge-Triggered J-K Flip-Flop With Clear And Preset 16-TSSOP -40 to 85 |
|
Original |
PDF
|
SN74LVC112APW |
|
Texas Instruments
|
Logic - Flip Flops, Integrated Circuits (ICs), IC JK TYPE NEG TRG DUAL 16TSSOP |
|
Original |
PDF
|
SN74LVC112APWE4 |
|
Texas Instruments
|
Dual Negative-Edge-Triggered J-K Flip-Flop With Clear And Preset 16-TSSOP -40 to 85 |
|
Original |
PDF
|
SN74LVC112APWE4 |
|
Texas Instruments
|
DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR and PRESET |
|
Original |
PDF
|
SN74LVC112APWE4 |
|
Texas Instruments
|
SN74LVC112 - Dual Negative-Edge-Triggered J-K Flip-Flop With Clear And Preset 16-TSSOP -40 to 85 |
|
Original |
PDF
|
SN74LVC112APWE4 |
|
Texas Instruments
|
Logic - Flip Flops, Integrated Circuits (ICs), IC JK TYPE NEG TRG DUAL 16TSSOP |
|
Original |
PDF
|
SN74LVC112APWG4 |
|
Texas Instruments
|
Dual Negative-Edge-Triggered J-K Flip-Flop With Clear And Preset 16-TSSOP -40 to 85 |
|
Original |
PDF
|
SN74LVC112APWG4 |
|
Texas Instruments
|
SN74LVC112 - Dual Negative-Edge-Triggered J-K Flip-Flop With Clear And Preset 16-TSSOP -40 to 85 |
|
Original |
PDF
|
SN74LVC112APWG4 |
|
Texas Instruments
|
Logic - Flip Flops, Integrated Circuits (ICs), IC JK TYPE NEG TRG DUAL 16TSSOP |
|
Original |
PDF
|
SN74LVC112APWLE |
|
Texas Instruments
|
Dual Negative-Edge-Triggered J-K Flip-Flop With Clear And Preset 16-TSSOP -40 to 85 |
|
Original |
PDF
|
SN74LVC112APWLE |
|
Texas Instruments
|
DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET |
|
Original |
PDF
|
SN74LVC112APWLE |
|
Texas Instruments
|
SN74LVC112 - Dual Negative-Edge-Triggered J-K Flip-Flop With Clear And Preset 16-TSSOP -40 to 85 |
|
Original |
PDF
|
|
SN74LVC112APWR |
|
Texas Instruments
|
Dual Negative-Edge-Triggered J-K Flip-Flop With Clear And Preset 16-TSSOP -40 to 85 |
|
Original |
PDF
|
SN74LVC112APWR |
|
Texas Instruments
|
DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET |
|
Original |
PDF
|
SN74LVC112APWR |
|
Texas Instruments
|
SN74LVC112 - Dual Negative-Edge-Triggered J-K Flip-Flop With Clear And Preset 16-TSSOP -40 to 85 |
|
Original |
PDF
|
SN74LVC112APWR |
|
Texas Instruments
|
Logic - Flip Flops, Integrated Circuits (ICs), IC JK TYPE NEG TRG DUAL 16TSSOP |
|
Original |
PDF
|
SN74LVC112APWRE4 |
|
Texas Instruments
|
Dual Negative-Edge-Triggered J-K Flip-Flop With Clear And Preset 16-TSSOP -40 to 85 |
|
Original |
PDF
|
SN74LVC112APWRE4 |
|
Texas Instruments
|
DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR and PRESET |
|
Original |
PDF
|