1995 - SGMS056D
Abstract: SMJ55161 "Video RAM" SMJ55161-75
Text: (R) (MAX) SMJ55161-75 SMJ55161-80 ACCESS TIME SERIAL DATA ta(SQ) (MAX) DRAM CYCLE TIME , invoke DRAM and transfer-read functions of the SMJ55161. 8 POST OFFICE BOX 1443 · HOUSTON, TEXAS , and DSF to control DRAM and transfer functions of the SMJ55161. CASx also acts as output enable for , SMJ55161 262144 BY 16-BIT MULTIPORT VIDEO RAM SGMS056D MAY 1995 REVISED OCTOBER 1997 D D , 772511443 1 SMJ55161 262144 BY 16-BIT MULTIPORT VIDEO RAM SGMS056D MAY 1995 REVISED OCTOBER
|
Original
|
PDF
|
SMJ55161
16-BIT
SGMS056D
16-Bit
SGMS056D
SMJ55161
"Video RAM"
SMJ55161-75
|
SMJ55161
Abstract: SMJ55161-80
Text: ) tc(P) tc(SC) 'CC1 'CC1A (MAX) (MAX) (MIN) (MIN) (MIN) (MAX) (MAX) SMJ55161-75 75 ns 23 ns 140 ns 48 ns 24 ns 165 mA 210 mA SMJ55161-80 80 ns 25 ns 150 ns 50 ns 30 ns 160 mA 195 mA A Please be , DRAM and transfer-read functions of the SMJ55161. ^ Texas Instruments POST OFFICE BOX 1443 â , and DSF to control DRAM and transfer functions of the SMJ55161. CASx also acts as output enable for ,  SMJ55161 262144-WORD BY 16-BIT MULTIPORT VIDEO RAM SGMS056C - MAY 1995 - REVISED APRIL 1997
|
OCR Scan
|
PDF
|
SMJ55161
262144-WORD
16-BIT
SGMS056C
4073160/B
D0A713L
SMJ55161-80
|
smj55161
Abstract: No abstract text available
Text: Real-Time Register Load · Performance Ranges: ACCESS TIME ROW ENABLE «a(R) (MAX) SMJ55161 -75 SMJ55161-80 , , and DSF onto the chip to invoke DRAM and transfer-read functions of the SMJ55161. ^ H exas 5 -2 2 , latch the states of the column address and DSF to control DRAM and transfer functions of the SMJ55161. , SMJ55161 262144 BY 16-SIT MULTIPORT VIDEO RAM I I I V 1 , 1 9 SMJ55161 262144 BY 16-BIT MULTIPORT VIDEO RAM SGMS056D - MAY 1995 - REVISED OCTOBER 1997
|
OCR Scan
|
PDF
|
SMJ55161
16-SIT
16-Bit
|
sj 8207
Abstract: sc 8256 SMJ55161-80 AKR 26 KRA5 8208 d-ram lt 8239
Text: CURRENT SERIAL PORT ACTIVE *CC1A (MAX) 210 mA 195 mA SMJ55161-70 SMJ55161-80 70 ns 80 ns EPIC is , and transfer-read functions of the SMJ55161. 8-204 ^ T exa s In s t r u m e n t s POST OFFICE , latch the states of the column address and DSF to control DRAM and transfer functions of the SMJ55161. , SMJ55161 262144 BY 16-BIT MULTIPORT VIDEO RAM S G M S 0 5 6A - MAY 1 9 9 5 - R E V IS E D JU N E , Instrum ents Incorporated 8-197 SMJ55161 262144 BY 16-BIT MULTIPORT VIDEO RAM SGMS056A - MAY 1995
|
OCR Scan
|
PDF
|
SMJ55161
16-BIT
SGMS056-
SMJ551G1
sj 8207
sc 8256
SMJ55161-80
AKR 26
KRA5
8208 d-ram
lt 8239
|
1996 - SMJ55161-80GBM
Abstract: 5962-9454901MXA 5962-9454901MYC SMJ55161 SMJ55161-70HKCM SMJ5516180HKCM SMJ55161-80HKCM 5962-9454902MXA SMJ55161-80GB SMJ55161-70GBM
Text: 2.5º C/W NOMENCLATURE Flatpack = SMJ55161-xxHKCM or SMJ55166-xxHKCM CPGA = SMJ55166-xxGBM or SMJ55166-xxGBM where xx = 70 or 80 (indicating access speed) Available SMDs Parent SMD SMJ55161-70GBM 5962-9454902MXA SMJ55161-80GBM 5962-9454901MXA SMJ55161-70HKCM 5962-9454902MYC SMJ55161-80-HKCM , t o r P r o d u c t s SMJ55161 & SMJ55166 / 5962-94549 & 5962-95643 SGYV026 October, 1996 256KWORD x 16BIT MULTIPORT VIDEO RAM HIGHLIGHTS The SMJ55161 /SMJ55166 are
|
Original
|
PDF
|
SMJ55161
SMJ55166
SGYV026
SMJ55161/SMJ55166
54TTL.
SMJ55161
SMJ551665166-xxHKCM
SMJ55166-xxGBM
SMJ55166-xxGBM
SMJ55161-70GBM
SMJ55161-80GBM
5962-9454901MXA
5962-9454901MYC
SMJ55161-70HKCM
SMJ5516180HKCM
SMJ55161-80HKCM
5962-9454902MXA
SMJ55161-80GB
SMJ55161-70GBM
|
smj55161
Abstract: No abstract text available
Text: Performance Ranges: ACCESS TIME ROW ENABLE *a(R) (MAX) SMJ55161-75 SMJ55161-80 75 ns 80 ns ACCESS TIME SERIAL , onto the chip to invoke DRAM and transfer-read functions of the SMJ55161. ^ Te x a s In s t r u m e , the column address and DSF to control DRAM and transfer functions of the SMJ55161. CASx also acts as , SSMS056D - MAY 1995 - REVISED OCTOBER 1997 SMJ55161 262144 BY 16-BIT MULTIPORT VIDEO RAM , 1443 · HOUSTON, TEXAS 77251-1443 < o o S 09 SMJ55161 262144 BY 16-BIT MULTIPORT VIDEO RAM
|
OCR Scan
|
PDF
|
SSMS056D
SMJ55161
16-BIT
SGMS056D
R-CDFP-F64)
|
SMJ55161-80GBM
Abstract: SMJ55161-75HKCM SQ1D 5962-94549 QML-38535 sq10 amplifier smd 5Gs 5962-9454901MXA 5962-9454903QYC SMJ55161-70HKCM
Text: No file text available
|
OCR Scan
|
PDF
|
5962-R167-96.
5962-R126-97.
R00470Ã
SMJ55161-80GBM
SMJ55161-75HKCM
SQ1D
5962-94549
QML-38535
sq10 amplifier
smd 5Gs
5962-9454901MXA
5962-9454903QYC
SMJ55161-70HKCM
|
1996 - missile seeker
Abstract: military processors SCTD002 SMJ55161 SMJ44C256 military switch 320F240 SMJ5C1008 military mcm 1553 MILITARY QUALIFIED DIP SWITCHES
Text: -V Multiport Video RAM SMJ44C251B SMJ55161 /SMJ55166 5-V DRAM SMJ4C1024 SMJ44C256 SMJ44100 SMJ44400
|
Original
|
PDF
|
RS-485,
RS-485
54ABTH18xxx
320F240
missile seeker
military processors
SCTD002
SMJ55161
SMJ44C256
military switch
320F240
SMJ5C1008
military mcm 1553
MILITARY QUALIFIED DIP SWITCHES
|
2004 - SMJ55161
Abstract: smj55161a 5962-94549
Text: /write functions of the SMJ55161A. column-address strobe (CASL, CASU) CASL\ and CASU\ are control , SMJ55161A. CASx\ also acts as output enable for the DRAM output pins DQ0DQ15. In DRAM operation, CASL , SPECIFICATIONS ·SMD 5962-94549(TBD) ·MIL-STD-883 Methods -55C to 125C temp (SM prefix) SMJ55161A Production , -State Serial Outputs Allow Easy Multiplexing of Video-Data Streams · Pin-out Compatible upgrade from SMJ55161 · , +85oC) SMJ55161A Rev. 1.0 2/04 MARKING -70 -75 -80 QSF RAS\ SC SE\ SQ0-SQ15 TRG\ VCC GB HKC
|
Original
|
PDF
|
MIL-STD-883
SMJ55161A
64-Pin
-40oC
-55oC
125oC
SMJ55161
5962-94549
|
2004 - 5962-94549
Abstract: TT320 SMJ55161 SM55161
Text: /write functions of the SMJ55161A. column-address strobe (CASL, CASU) CASL\ and CASU\ are control , SMJ55161A. CASx\ also acts as output enable for the DRAM output pins DQ0DQ15. In DRAM operation, CASL , +85oC) SMJ55161A Rev. 1.1 2/04 MARKING -70 -75 -80 QSF RAS\ SC SE\ SQ0-SQ15 TRG\ VCC GB HKC , SMJ55161A Rev. 1.1 2/04 NAME DQ1 SQ3 DQ3 DQ4 DQ5 DQ6 SQ7 CASL\ A8 DQ0 SQ2 DQ2 SQ4 SQ5 SQ6 DQ7 WE\ A7 SQ0 , SMJ55161A , a multiport-video random-access memory (RAM), is a high-speed, dual-port memory device. It
|
Original
|
PDF
|
SM55161A
64-Pin
SMJ55161A
5962-94549
TT320
SMJ55161
SM55161
|
2004 - SMJ55161
Abstract: 5962-94549 94549 smj55161a SC-2024 SM55161
Text: invoke DRAM and transfer-read/write functions of the SMJ55161A. SMJ55161A Rev. 1.5 9/04 , address and DSF to control DRAM and transfer functions of the SMJ55161A. CASx\ also acts as output enable , ) SMJ55161A Rev. 1.5 9/04 MARKING DESCRIPTION Address inputs Column-Address Strobe/Byte Selects DRAM , SQ9 DQ9 DQ8 E2 SMJ55161A Rev. 1.5 9/04 DQ0 H2 VDD1 A9 QSF VSS2 Austin , Austin Semiconductor, Inc. SM55161A Production GENERAL DESCRIPTION The SMJ55161A , a
|
Original
|
PDF
|
SM55161A
64-Pin
MIL-STD-883C
SMJ55161A
SMJ55161
5962-94549
94549
smj55161a
SC-2024
SM55161
|
2009 - Not Available
Abstract: No abstract text available
Text: /write functions of the SMJ55161A. SMJ55161A Rev. 1.8 01/10 column-address strobe (CASL, CASU , and transfer functions of the SMJ55161A. CASx\ also acts as output enable for the DRAM output pins , \, CASU\ DQ0-DQ15 DSF NC/GND OPTIONS MARKING SMJ55161A Rev. 1.8 01/10 5V Supply (TYP , VDD1 A5 SQ10 F8 F9 E1 VDD1 A5 SC A6 A7 A8 SQ9 DQ9 DQ8 E2 SMJ55161A Rev , SMJ55161A , a multiport-video random-access memory (RAM), is a high-speed, dual-port memory device. It
|
Original
|
PDF
|
SM55161A
64-Pin
MIL-STD-883C
SMJ55161A
|
2005 - smj55161a
Abstract: 94549 SMJ55161 5962-94549 SM55161
Text: invoke DRAM and transfer-read/write functions of the SMJ55161A. SMJ55161A Rev. 1.6 03/05 , address and DSF to control DRAM and transfer functions of the SMJ55161A. CASx\ also acts as output enable , ) SMJ55161A Rev. 1.6 03/05 MARKING DESCRIPTION Address inputs Column-Address Strobe/Byte Selects , SQ9 DQ9 DQ8 E2 SMJ55161A Rev. 1.6 03/05 DQ0 H2 VDD1 A9 QSF VSS2 Austin , Austin Semiconductor, Inc. SM55161A Production GENERAL DESCRIPTION The SMJ55161A , a
|
Original
|
PDF
|
SM55161A
64-Pin
MIL-STD-883C
SMJ55161A
smj55161a
94549
SMJ55161
5962-94549
SM55161
|
2010 - Not Available
Abstract: No abstract text available
Text: /write functions of the SMJ55161A. SMJ55161A Rev. 1.8 01/10 column-address strobe (CASL, CASU , and transfer functions of the SMJ55161A. CASx\ also acts as output enable for the DRAM output pins , \, CASU\ DQ0-DQ15 DSF NC/GND OPTIONS MARKING SMJ55161A Rev. 1.8 01/10 5V Supply (TYP , VDD1 A5 SQ10 F8 F9 E1 VDD1 A5 SC A6 A7 A8 SQ9 DQ9 DQ8 E2 SMJ55161A Rev , SMJ55161A , a multiport-video random-access memory (RAM), is a high-speed, dual-port memory device. It
|
Original
|
PDF
|
SM55161A
64-Pin
MIL-STD-883C
SMJ55161A
|
|
|
2008 - TSMC 0.18 um MOSfet
Abstract: M38510 10102BCA IDT7204L 5962-8768401MQA 0.18um LDMOS TSMC sl1053 TSMC 0.25Um LDMOS UT63M125BB SMD RTAX250S-CQ208 5962-04221
Text: No file text available
|
Original
|
PDF
|
QML-38535
MIL-PRF-38535
MIL-STD-790
MIL-STD-690
-581DSCC
QML-38535
TSMC 0.18 um MOSfet
M38510 10102BCA
IDT7204L
5962-8768401MQA
0.18um LDMOS TSMC
sl1053
TSMC 0.25Um LDMOS
UT63M125BB SMD
RTAX250S-CQ208
5962-04221
|
