Part Number
    Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    SERIAL PERIPHERAL INTERFACE SPI Search Results

    SERIAL PERIPHERAL INTERFACE SPI Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    MC68B21CP-G
    Rochester Electronics LLC MC68B21 - Peripheral Interface Adapter PDF Buy
    DS1632J-8/B
    Rochester Electronics LLC DS1632 - Dual Peripheral Driver PDF Buy
    DS1633J-8/B
    Rochester Electronics LLC DS1633 - CMOS Dual Peripheral Drivers PDF Buy
    55462H/B
    Rochester Electronics LLC 55462 - Dual peripheral driver PDF Buy
    DS1632J-8/883
    Rochester Electronics LLC DS1632 - Buffer/Inverter Based Peripheral Driver - Dual marked (5962-9052201PA) PDF Buy

    SERIAL PERIPHERAL INTERFACE SPI Datasheets (1)

    Atmel
    Part ECAD Model Manufacturer Description Datasheet Type PDF PDF Size Page count
    Serial Peripheral Interface (SPI)
    Atmel 32-bit Embedded ASIC Core Peripheral Original PDF 147.16KB 24

    SERIAL PERIPHERAL INTERFACE SPI Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    verilog code for slave SPI with FPGA

    Abstract: vhdl spi interface VHDL code for slave SPI with FPGA
    Contextual Info: SPI_MS Serial Peripheral Interface Master/Slave Core The Serial Peripheral Interface SPI allows high-speed synchronous serial data transfers between microprocessors, microcontrollers and peripheral devices. The SPI_MS core implements the Serial Peripheral Interface, which can operate either


    Original
    verilog code for slave spi with fpgavhdl spi interfacevhdl code for slave spi with fpga PDF

    verilog code for slave SPI with FPGA

    Abstract: EP1C3T100C8 vhdl spi interface vhdl spi bus VHDL code for slave SPI with FPGA "Serial peripheral interface" vhdl synchronous bus vhdl code for 8 bit shift register verilog code for 64 32 bit register
    Contextual Info: SPI_MS Serial Peripheral Interface Master/Slave Altera Core The Serial Peripheral Interface SPI allows high-speed synchronous serial data transfers between microprocessors, microcontrollers and peripheral devices. The SPI_MS core implements the Serial Peripheral Interface, which can operate either


    Original
    verilog code for slave spi with fpgaep1c3t100c8vhdl spi interfacevhdl spi bus+5vhdl code for slave spi with fpgaserial peripheral interfacevhdl synchronous busvhdl code for 8 bit shift registerverilog code for 64 32 bit register PDF

    spi flash controller

    Abstract: 04H0000 simple spi flash "Serial peripheral interface" 0X03H 0X02H
    Contextual Info: Designing a Serial Peripheral Interface Application Note by Eric Lin 1. What is a Serial Peripheral Interface SPI ? A serial peripheral interface (SPI) has a simple 4-wire synchronous interface protocol that enables controllers and peripheral devices to intercommunicate.


    Original
    spi flash controller04h0000simple spi flashserial peripheral interface+20x03h0x02h PDF

    nanotron

    Abstract: 802.15.4a Nanotron Technologies NanoNET nanoNET Register spi slave SPI protocol Chirp Spread Spectrum nanoNET SPI DSA001264
    Contextual Info: nanoNET Serial Peripheral Interface Specifications Version 1.06 NA-02-0151-0128-1.06 Document Information nanoNET Serial Peripheral Interface Specifications Document Information Document Title: nanoNET Serial Peripheral Interface Specifications Document Version:


    Original
    na-02-0151-0128-1nanotron802.15.4ananotron technologies+7nanonetnanonet registerspi slavespi protocolchirp spread spectrumnanonet spidsa001264 PDF

    M68HC05

    Abstract: M68HC11 MC68332 MC68341
    Contextual Info: SECTION 9 QUEUED SERIAL PERIPHERAL MODULE The queued serial peripheral module QSPM provides a queued serial peripheral interface (QSPI). The QSPI is a full-duplex, synchronous serial interface for communicating with peripherals or microprocessors. It is enhanced by the addition of a


    OCR Scan
    mc68341m68hc05m68hc11mc68332 PDF

    xc6vlx130t-ff1156

    Abstract: XILINX ipic axi
    Contextual Info: LogiCORE IP AXI Serial Peripheral Interface AXI SPI (v1.02.a) DS742 January 18, 2012 Product Specification Introduction LogiCORE IP Facts The AXI Serial Peripheral Interface (SPI) connects to the Advanced eXtensible Interface (AXI4). This core provides a serial interface to SPI devices such as SPI


    Original
    ds742m68hc1132-bitxc6vlx130t-ff1156+1xilinx ipic axi PDF

    mst 718 BE

    Abstract: MST 718 PB10 PB12 PC10 spi In Circuit Serial Programming
    Contextual Info: SECTION 7 SERIAL PERIPHERAL INTERFACE DSP56L811 User’s Manual 7-1 Serial Peripheral Interface 7.1 7.2 7.3 7.4 7.5 7.6 7.7 7-2 INTRODUCTION . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7-3 SPI ARCHITECTURE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7-5


    Original
    dsp56l811mst 718 bemst 718pb10+3pb12pc10spi in circuit serial programming PDF

    XC5VLX50-FF676

    Abstract: XC4VFX12-FF668-10 xc5vlx50-ff676-1 XC6VLX130TFF1156 XC3S700A VIRTEX-5 DDR2 controller DS570 AT45DB161D M25P16 PLBV46
    Contextual Info: XPS Serial Peripheral Interface SPI (v2.01b) DS570 September 16, 2009 Product Specification 0 0 Introduction LogiCORE Facts The XPS Serial Peripheral Interface (SPI) connects to the PLB V4.6 (Processor Local Bus with Xilinx simplifications) and provides a serial interface to SPI


    Original
    ds570m68hc11xc5vlx50-ff676xc4vfx12-ff668-10+7xc5vlx50-ff676-1xc6vlx130tff1156xc3s700avirtex-5 ddr2 controllerat45db161dm25p16plbv46 PDF

    AN-485-1

    Abstract: EPM240 "1 wire slave interface" verilog verilog code for 8 bit shift register # 6 6 0 8 spi interface
    Contextual Info: Serial Peripheral Interface Master in MAX II CPLDs Application Note 485 December 2007, version 1.0 Introduction The serial peripheral interface SPI is a widely used, 4-wire, serial communication interface. Applications such as digital audio, digital signal processing, and telecommunication channels require high-speed


    Original
    an-485-1epm2401 wire slave interface" verilogverilog code for 8 bit shift register+16 6 0 8 spi interface PDF

    MPC5554 Application note

    Abstract: AN2847 AN2864 MCF5235 MPC5500 MPC5554 MPC5500 Configuration
    Contextual Info: Freescale Semiconductor Application Note Using the Serial Peripheral Interface SPI eTPU Function by: Jenifer Scott & Geoff Emerson Freescale 32-Bit Embedded Controller Division This eTPU Serial Peripheral Interface (SPI) application note is intended to provide simple C interface functions


    Original
    32-bitmpc5554mcf5235an2864+4an2847mpc5554 application notempc5500mpc5500 configuration PDF

    Contextual Info: Preliminary Datasheet R1EX25512ASA00I R1EX25512ATA00I Serial Peripheral Interface 512K EEPROM 64-Kword x 8-bit R10DS0044EJ0100 Rev.1.00 Oct.04, 2010 Description R1EX25xxx series is the Serial Peripheral Interface compatible (SPI) EEPROM (Electrically Erasable and


    Original
    r1ex25512asa00ir1ex25512ata00i64-kwordr10ds0044ej0100+2r1ex25xxx128-byte PDF

    PRSP0008DF-B

    Abstract: R1EX25512ASA00I
    Contextual Info: Preliminary Datasheet R1EX25512ASA00I R1EX25512ATA00I Serial Peripheral Interface 512K EEPROM 64-Kword x 8-bit R10DS0044EJ0100 Rev.1.00 Oct.04, 2010 Description R1EX25xxx series is the Serial Peripheral Interface compatible (SPI) EEPROM (Electrically Erasable and


    Original
    r1ex25512asa00ir1ex25512ata00i64-kwordr10ds0044ej0100+3r1ex25xxx128-byteprsp0008df-b PDF

    N25Q256

    Abstract: WINBOND W25Q80 XC7K325TFFG900 XC6VLX130TFF1156 W25Q64VSFIG XC7K325T W25Q64vs axi4 DS843 W25Q80
    Contextual Info: LogiCORE IP AXI Quad Serial Peripheral Interface AXI Quad SPI (v1.00a) DS843 October 19, 2011 Product Specification Introduction LogiCORE IP Facts The AXI Quad Serial Peripheral Interface connects the AXI4 interface to SPI slave devices that support the


    Original
    ds843m68hc11n25q256winbond w25q80+7xc7k325tffg900xc6vlx130tff1156w25q64vsfigxc7k325tw25q64vsaxi4w25q80 PDF

    Contextual Info: Preliminary Datasheet R1EX25512ASA00A R1EX25512ATA00A Serial Peripheral Interface 512K EEPROM 64-Kword x 8-bit R10DS0046EJ0200 Rev.2.00 Oct.04, 2010 Description R1EX25xxx series is the Serial Peripheral Interface compatible (SPI) EEPROM (Electrically Erasable and


    Original
    r1ex25512asa00ar1ex25512ata00a64-kwordr10ds0046ej0200+3r1ex25xxx128-byter9044 PDF

    crystal diode

    Abstract: AN2847 AN2864 MCF5235 MPC5500 MPC5554 MPC5554 GPIO
    Contextual Info: Freescale Semiconductor Application Note AN2847 Rev. 0, 10/2004 Using the Serial Peripheral Interface SPI eTPU Function by: Jenifer Scott & Geoff Emerson Freescale 32-Bit Embedded Controller Division This eTPU Serial Peripheral Interface (SPI) application


    Original
    an284732-bitmpc5554mcf5235+4an2864crystal diodempc5500mpc5554 gpio PDF

    25C020

    Contextual Info: 2 Kbit 256 x 8 bit Serial CMOS EEPROMs, Serial Peripheral Interface (SPI) Synchronous Bus SLx 25C020 Preliminary Features • Serial peripheral interface (SPI) compatible, supports SPI Modes 0,0 and 1,1 • Page Protection ModeTM for protecting the EEPROM against unintended data changes


    Original
    25c020 PDF

    25C080

    Contextual Info: 8 Kbit 1024 x 8 bit Serial CMOS EEPROMs, Serial Peripheral Interface (SPI) Synchronous Bus SLx 25C080 Preliminary Features • Serial peripheral interface (SPI) compatible, supports SPI Modes 0,0 and 1,1 • Page Protection ModeTM for protecting the EEPROM against unintended data changes


    Original
    25c08032-byte PDF

    SST89x5xxRDX

    Abstract: master-slave 8051 SN74LVC4245A SST25VF010 LF30CV stmicroelectronics superflash SST25VF020 F2051
    Contextual Info: FlashFlex Microcontroller Single Master, Multi-Slave Serial Peripheral Interface Application Note August 2008 FlashFlex MCU: Single Master, Multi-Slave Serial Peripheral Interface 1.0 INTRODUCTION 2.0 HARDWARE The SPI protocol is a widely accepted and easily used


    Original
    0000hs72051-03-000sst89x5xxrdxmaster-slave 8051+6sn74lvc4245asst25vf010lf30cvstmicroelectronics superflashsst25vf020f2051 PDF

    master-slave 8051

    Abstract: LF30CV SST25VF010 SST25VF020 F2051 FLASHFLEX51 memory chip microcontroller schematic
    Contextual Info: FlashFlex51 Microcontroller Single Master, Multi-Slave Serial Peripheral Interface Application Note June 2003 FlashFlex51 MCU: Single Master, Multi-Slave Serial Peripheral Interface 1.0 INTRODUCTION 2.0 HARDWARE The SPI protocol is a widely accepted and easily used


    Original
    flashflex510000hs72051-01-000master-slave 8051+6lf30cvsst25vf010sst25vf020f2051memory chipmicrocontroller schematic PDF

    25C160

    Contextual Info: 16 Kbit 2048 x 8 bit Serial CMOS EEPROMs, Serial Peripheral Interface (SPI) Synchronous Bus SLx 25C160 Preliminary Features • Serial peripheral interface (SPI) compatible, supports SPI Modes 0,0 and 1,1 • Page Protection ModeTM for protecting the EEPROM against unintended data changes


    Original
    25c16032-byte PDF

    25c010

    Contextual Info: 1 Kbit 128 x 8 bit Serial CMOS EEPROMs, Serial Peripheral Interface (SPI) Synchronous Bus SLx 25C010 Preliminary Features • Serial peripheral interface (SPI) compatible, supports SPI Modes 0,0 and 1,1 • Page Protection ModeTM for protecting the EEPROM against unintended data changes


    Original
    25c010 PDF

    25c040

    Abstract: Serial Peripheral Interface
    Contextual Info: 4 Kbit 512 x 8 bit Serial CMOS EEPROMs, Serial Peripheral Interface (SPI) Synchronous Bus SLx 25C040 Preliminary Features • Serial peripheral interface (SPI) compatible, supports SPI Modes 0,0 and 1,1 • Page Protection ModeTM for protecting the EEPROM against unintended data changes


    Original
    25c040serial peripheral interface PDF

    68hc11 multiple byte transfer using spi

    Abstract: VHDL code for slave SPI with FPGA 68HC11 DS210 M68HC11 MC68HC11 baud rate generator vhdl vhdl code for spi
    Contextual Info: OPB Serial Peripheral Interface SPI DS210 (v2.2) July 23, 2002 Summary Product Specification This document presents specifications for the VHDL implementation of Motorola’s Serial Peripheral Interface (SPI) in a Xilinx FPGA. The original specifications closely followed


    Original
    ds210m68hc11-revm68hc11periph8260+668hc11 multiple byte transfer using spivhdl code for slave spi with fpga68hc11mc68hc11baud rate generator vhdlvhdl code for spi PDF

    EB275

    Abstract: FC15 M68HC05 M68HC11 DSA003656
    Contextual Info: Order this document by EB275/D Motorola Semiconductor Engineering Bulletin EB275 Example Using the Queued Serial Peripheral Interface on Modular MCUs By Sharon Darley Austin, Texas Introduction The QSPI queued serial peripheral interface uses a synchronous serial


    Original
    eb275/deb275m68hc11m68hc05+2fc15dsa003656 PDF