SN54LS114A
Abstract: SN54S114 SN74LS114A SN74S114A
Contextual Info: SN54LS114A, SN54S114, SN74LS114A, SN74S114A DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET, COMMON CLEAR, AND COMMON CLOCK SDLS010 – MARCH 1973 – REVISED MARCH 1988 Copyright 1988, Texas Instruments Incorporated PRODUCTION DATA information is current as of publication date.
|
Original
|
SN54LS114A,
SN54S114,
SN74LS114A,
SN74S114A
SDLS010
SN54LS114A
SN54S114
SN74LS114A
SN74S114A
|
PDF
|
SN54LS114A
Abstract: SN54S114 SN74 SN74LS114A SN74S114A
Contextual Info: SN54LS114A, SN54S114, SN74LS114A, SN74S114A DUAL J-K NEGATIVE-EDGE TRIGGERED FLIP FLOPS WITH PRESET, COMMON CLEAR, AND COMMON CLOCK SDLS010 _ • Fully Buffered to Offer Maxim um Isolation from External Disturbance • Package Options Include Ceramic Carriers
|
OCR Scan
|
SDLS010
SN54LS114A,
SN54S114,
SN74LS114A,
SN74S114A
1973-REVISED
SN54LS114A
SN54S114
SN74
SN74LS114A
|
PDF
|