RESET NR1A Search Results
RESET NR1A Result Highlights (5)
| Part | ECAD Model | Manufacturer | Description | Download | Buy |
|---|---|---|---|---|---|
| 54F273/QSA |
|
54F273 - Flip-Flop, D-Type, 8-Bit, Edge-Triggered, With Asynchronous Master Reset - Dual marked (5962-8855001SA) |
|
||
| 54F273/QRA |
|
54F273 - Flip-Flop, D-Type, 8-Bit, Edge-Triggered, With Asynchronous Master Reset - Dual marked (5962-8855001RA) |
|
||
| 54F273/Q2A |
|
54F273 - Flip-Flop, D-Type, 8-Bit, Edge-Triggered, With Asynchronous Master Reset - Dual marked (5962-88550012A) |
|
||
| TPS3840PL34DBVR |
|
Nanopower high-input voltage supervisor with manual reset and programmable-reset time delay |
|
|
|
| TPS3840DL17DBVR |
|
Nanopower high-input voltage supervisor with manual reset and programmable-reset time delay |
|
|
RESET NR1A Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
MR14A
Abstract: RR13A 1P8A mark nr1a Reset nr1a Z8002-CPU
|
OCR Scan |
Z8030 Z8000 16-bit Z853Q Z8002 MR14A RR13A 1P8A mark nr1a Reset nr1a Z8002-CPU | |
|
Contextual Info: fax id: 5400 CY7C441 CY7C443 Clocked 512 x 9, 2K x 9 FIFOs Featu res High-speed, low-power, first-in first-out FIFO memories 512 x 9 (CY7C441) 2,048 x 9 (CY7C443) 0.65 micron CMOS for optimum speed/power High-speed 83-MHz operation (12 ns read/write cycle |
OCR Scan |
CY7C441 CY7C443 CY7C441) CY7C443) 83-MHz |