RAMBUS XDR Search Results
RAMBUS XDR Result Highlights (5)
| Part | ECAD Model | Manufacturer | Description | Download | Buy |
|---|---|---|---|---|---|
| CDCR61APWR | Texas Instruments | Direct RAMBus Clock Generator - Lite 16-TSSOP -40 to 85 |
|
|
|
| CDCFR83DBQR | Texas Instruments | 533MHz Direct Rambus Clock Generator 24-SSOP -40 to 85 |
|
||
| CDCFR83DBQRG4 | Texas Instruments | 533MHz Direct Rambus Clock Generator 24-SSOP -40 to 85 |
|
||
| CDCD5704PWR | Texas Instruments | Rambus XDR Clock Generator 28-TSSOP 0 to 70 |
|
|
|
| CDCD5704PW | Texas Instruments | Rambus XDR Clock Generator 28-TSSOP 0 to 70 |
|
|
RAMBUS XDR Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
|
Contextual Info: CY24272 Rambus XDR Clock Generator with Zero SDA Hold Time Rambus‚ XDR™ Clock Generator with Zero SDA Hold Time Features • Table 1. Device Comparison Meets Rambus Extended Data Rate XDR™ clocking requirements ■ 25 ps typical cycle-to-cycle jitter |
Original |
cy2427228-pincy24271 | |
|
Contextual Info: CY24271 Rambus XDR Clock Generator Rambus R XDR™ Clock Generator Features • 300–800 MHz high speed clock support Meets Rambus Extended Data Rate (XDR™) clocking requirements ■ Quad (open drain) differential output drivers ■ Supports frequency multipliers: 3, 4, 5, 6, 8, 9/2, 15/2, and 15/4 |
Original |
cy2427128-pin | |
|
Contextual Info: CY24271 Rambus XDR Clock Generator Rambus® XDR™ Clock Generator Features • 300–800 MHz high speed clock support Meets Rambus Extended Data Rate XDR™ clocking requirements ■ Quad (open drain) differential output drivers ■ Supports frequency multipliers: 3, 4, 5, 6, 8, 9/2, 15/2, and 15/4 |
Original |
cy2427128-pin | |
CY24271
Abstract: CY24271ZXC CY24271ZXCT LK1b XDR Rambus
|
Original |
cy2427128-pincy24271zxccy24271zxct+2 | |
|
Contextual Info: CY24272 Rambus XDR Clock Generator with Zero SDA Hold Time Rambus XDR™ Clock Generator with Zero SDA Hold Time Features Meets Rambus Extended Data Rate XDR™ clocking requirements Device Comparison • 25 ps typical cycle-to-cycle jitter ❐ –135 dBc/Hz typical phase noise at 20 MHz offset |
Original |
cy24272 | |
SR-0007/CY2212ZC-2-datasheetContextual Info: THIS SPEC IS OBSOLETE Spec No: 38-07466 Spec Title: CY2212 DIRECT RAMBUS CLOCK GENERATOR LITE Sunset Owner: Christopher Martin (CXQ) Replaced by: NONE CY2212 Direct Rambus Clock Generator (Lite) Features Benefits • Direct Rambus Clock Support ■ One pair of differential output drivers |
Original |
cy221216-pinsr-0007/cy2212zc-2-datasheet | |
1227D-10
Abstract: ics9220 rambus xdr
|
Original |
ics9220100mhz28-pinmo-153+4 | |
|
Contextual Info: ICS9220 Integrated Circuit Systems, Inc. TM TM Programmable Rambus XDR Clock Generator General Description Features The ICS9220 clock generator provides Programmable TM clock signals to support the Rambus XDR memory subsystem and Redwood logic interface. The ICS9220 |
Original |
ics9220100mhz28-pinmo-153+2 | |
ICS9220
Abstract: 1227G 38-333 rambus xdr
|
Original |
ics9220100mhz28-pinmo-153+5 | |
Fixed resistor
Abstract: XDR Rambus ICS9214
|
Original |
ics921428-pin140ps0809d--04/07/06+2 | |
|
Contextual Info: ICS9214 Integrated Circuit Systems, Inc. Rambus TM TM XDR Clock Generator General Description Features The ICS9214 clock generator provides the necessary clock TM signals to support the Rambus XDR memory subsystem and Redwood logic interface. The clock source is a reference |
Original |
ics9214140ps0809e--11/17/06 | |
F 9214Contextual Info: ICS9214 Integrated Circuit Systems, Inc. Rambus TM TM XDR Clock Generator General Description Features The ICS9214 clock generator provides the necessary clock TM signals to support the Rambus XDR memory subsystem and Redwood logic interface. The clock source is a reference |
Original |
ics92149214dglfpgg289214dglft+1 | |
F 9214
Abstract: 0809E
|
Original |
ics92149214dglfpgg289214dglft+2 | |
|
Contextual Info: ICS9214 Integrated Circuit Systems, Inc. Rambus TM TM XDR Clock Generator General Description Features The ICS9214 clock generator provides the necessary clock TM signals to support the Rambus XDR memory subsystem and Redwood logic interface. The clock source is a reference |
Original |
ics921428-pin140ps0809g | |
|
|
|||
AVDD25
Abstract: ICS9214 SMBA1
|
Original |
ics921428-pin140ps0809f--11/05/07+2 | |
|
Contextual Info: ICS9214 Advance Information Integrated Circuit Systems, Inc. TM TM Rambus 800 MHz XDR Clock Generator General Description Features The ICS9214 clock generator provides the TMnecessary clock signals to support the Rambus XDR memory subsystem and Redwood logic interface. The clock |
Original |
ics921428-pinmo-153ics9214yg | |
0809g
Abstract: ICS9214
|
Original |
ics921428-pin140ps0809g--08/02/08+1 | |
|
Contextual Info: ICS9214 Advance Information Integrated Circuit Systems, Inc. TM TM Rambus 800 MHz XDR Clock Generator General Description Features The ICS9214 clock generator provides the TMnecessary clock signals to support the Rambus XDR memory subsystem and Redwood logic interface. The clock |
Original |
ics921428-pinmo-153ics9214yg | |
|
Contextual Info: ICS9214 Advance Information Integrated Circuit Systems, Inc. TM TM Rambus 800 MHz XDR Clock Generator General Description Features The ICS9214 clock generator provides the TMnecessary clock signals to support the Rambus XDR memory subsystem and Redwood logic interface. The clock |
Original |
ics921428-pinmo-153ics9214yg | |
ICS9214
Abstract: SMBA1
|
Original |
ics921428-pinmo-153ics9214yg+1 | |
ICS9220B
Abstract: K1018 9220B 9220BGILF ICS9220
|
Original |
ics9220bics9220100mhz28-pin+4 | |
|
Contextual Info: CY24271 Rambus XDR Clock Generator Features • Meets Rambus Extended Data Rate XDR™ clocking requirements • 25 ps typical cycle-to-cycle jitter • –135 dBc/Hz typical phase noise at 20 MHz offset • 100 or 133 MHz differential clock input |
Original |
cy2427128-pin | |
rambus xdrContextual Info: ICS9214 Integrated Circuit Systems, Inc. TM TM Rambus XDR Clock Generator General Description Features The ICS9214 clock generator provides the TMnecessary clock signals to support the Rambus XDR memory subsystem and Redwood logic interface. The clock source is a reference clock that may or may not be |
Original |
ics921428-pin140ps0809c--11/11/05+1 | |
9220B
Abstract: 9220BGILF ICS9220 ICS9220B
|
Original |
ics9220bics9220100mhz28-pin+3 | |