PULSE BUFFER CIRCUIT Search Results
PULSE BUFFER CIRCUIT Result Highlights (5)
Part | ECAD Model | Manufacturer | Description | Download | Buy |
---|---|---|---|---|---|
SCC433T-K03-004 | Murata Manufacturing Co Ltd | 2-Axis Gyro, 3-axis Accelerometer combination sensor | |||
MRMS791B | Murata Manufacturing Co Ltd | Magnetic Sensor | |||
SCC433T-K03-05 | Murata Manufacturing Co Ltd | 2-Axis Gyro, 3-axis Accelerometer combination sensor | |||
SCC433T-K03-PCB | Murata Manufacturing Co Ltd | 2-Axis Gyro, 3-axis Accelerometer combination sensor on Evaluation Board | |||
D1U54T-M-2500-12-HB4C | Murata Manufacturing Co Ltd | 2.5KW 54MM AC/DC 12V WITH 12VDC STBY BACK TO FRONT AIR |
PULSE BUFFER CIRCUIT Datasheets Context Search
Catalog Datasheet | Type | Document Tags | |
---|---|---|---|
hbx 300 y
Abstract: SR3437B VSOP 28 vsop buffer 300 ma power amplifer circuit diagram
|
Original |
SR3437B SR3437B 28-Pin hbx 300 y VSOP 28 vsop buffer 300 ma power amplifer circuit diagram | |
Contextual Info: bel/defining a degree of excellence DIGITAL DELAY LINE SERIES 0449 TTLPROGRAMMABLE LOGIC DELAY MODULE 3 BIT TECHNICAL INFORMATION TEST CONDITIONS Driving Signal Schottky TTL Buffer Pulse Width 1.5 x Maximum Delay 5 x Pulse Width Pulse Period 50.0 Milliamps |
OCR Scan |
432-0463/TWX 710-730-5301/FAX | |
Contextual Info: DC SIGNALING DEVICES M-969 Pulse Dialer Features The Teltone M-969 is a binary-input pulse dialer IC with many enhancements useful for tone-to-pulse conversion. The IC contains a 16 digit FIFO first-in-first-out buffer and controls outpulsing at pin 8 (SZ) at 10 pulses per second with |
OCR Scan |
M-969 M-957 20-pin -20th M-969 22121-20th | |
power supply dc 9 v
Abstract: pulse shaper bipolar
|
OCR Scan |
20pin power supply dc 9 v pulse shaper bipolar | |
Contextual Info: bel/ defining a degree of excellence DIGITAL DELAY LINE SERIES 0453 ECL 10KH PROGRAMMABLE LOGIC DELAY MODULE 3 BIT TECHNICAL INFORMATION TEST CONDITIONS Driving Signal Pulse Width Pulse Period Supply Voltage, Vee Output Terminations J ECL 10KH Buffer 1.5 x Total Delay |
OCR Scan |
432-0463/TWX 710-730-5301/FAX | |
3059 npn transistor
Abstract: LC7368J dp800 debounce IC MC EN3860
|
OCR Scan |
EN3860 LC7368J 31-digit LC7368J 3059 npn transistor dp800 debounce IC MC EN3860 | |
Contextual Info: SY89838U Precision 1:8 LVDS Clock Fanout Buffer with 2:1 Runt Pulse Eliminator Input MUX General Description The SY89838U is a low jitter, low skew, high-speed 1:8 fanout buffer with a unique, 2:1 differential input multiplexer MUX optimized for redundant source |
Original |
SY89838U SY89838U 100mV) M9999-112907-C | |
SY89837U
Abstract: SY89838U SY89838UMG SY89838UMGTR CLK18
|
Original |
SY89838U SY89838U 100mV) M9999-091906-B SY89837U SY89838UMG SY89838UMGTR CLK18 | |
Contextual Info: Micrel PRECISION 1:8 LVPECL FANOUT BUFFER WITH 2:1 RUNT PULSE ELIMINATOR INPUT MUX SY89837U Precision Edge SY89837U FEATURES • Selects between two clocks, and provides 8 precision, low skew LVPECL output copies ■ Guaranteed AC performance over temperature and |
Original |
SY89837U SY89837U 975ps 180ps 10pspp 800mV M9999-091404 | |
sy89464umyContextual Info: SY89464U Precision LVPECL 1:10 Fanout with 2:1 Runt Pulse Eliminator MUX and Internal Termination General Description The SY89464U is a low jitter 1:10 LVPECL fanout buffer with a 2:1 differential input multiplexer MUX optimized for redundant source switchover |
Original |
SY89464U SY89464U 100mV) M9999-120607-B sy89464umy | |
Contextual Info: SY89465U Precision LVDS 1:10 Fanout with 2:1 Runt Pulse Eliminator MUX and Internal Termination General Description The SY89465U is a low jitter, 1:10 LVDS fanout buffer with a 2:1 differential input multiplexer MUX optimized for redundant source switchover |
Original |
SY89465U SY89465U SY89465Us 100mV) M9999-120607-B | |
SY89464U
Abstract: SY89465U SY89465UMG SY89465UMGTR
|
Original |
SY89465U SY89465U SY89465Us 100mV) M9999-120105-A SY89464U SY89465UMG SY89465UMGTR | |
MLF44
Abstract: SY89464U SY89464UMG SY89464UMGTR SY89465U
|
Original |
SY89464U SY89464U 100mV) M9999-120105-B MLF44 SY89464UMG SY89464UMGTR SY89465U | |
Contextual Info: SY89465U Precision LVDS 1:10 Fanout with 2:1 Runt Pulse Eliminator MUX and Internal Termination General Description The SY89465U is a low-jitter, 1:10 LVDS fanout buffer with a 2:1 differential input multiplexer MUX optimized for redundant source switchover |
Original |
SY89465U SY89465U SY89465Us 100mV) M9999-080510-C | |
|
|||
PF412
Abstract: CXP913000 CXP913040 PPO000 PPO018 PPO100 PPO109 PF1/EC2
|
Original |
CXP913040 16-bit CXP913040 100PIN LQFP-100P-L01 LQFP100-P-1414 PF412 CXP913000 PPO000 PPO018 PPO100 PPO109 PF1/EC2 | |
Contextual Info: CDC318A l-LINE TO 18-LINE CLOCK DRIVER WITH |2C CONTROL INTERFACE SC AS 614 - SE P TE M B E R 1998 High-Speed, Low-Skew 1-to-18 Clock Buffer for Synchronous DRAM SDRAM Clock Buffering Applications Output Skew, tSk(0), Less Than 250 ps Pulse Skew, tSk(P), Less Than 500 ps |
OCR Scan |
CDC318A 18-LINE 1-to-18 100-MHz MIL-STD-883, 48-Pin | |
Contextual Info: CDC319 1-LINE TO 10-LINE CLOCK DRIVER WITH I2C CONTROL INTERFACE SCAS590 – DECEMBER 1997 D D D D D D D D D High-Speed, Low-Skew 1-to-10 Clock Buffer for SDRAM Synchronous DRAM Clock Buffering Applications Output Skew, tsk(o), Less Than 250 ps Pulse Skew, tsk(p), Less Than 500 ps |
Original |
CDC319 10-LINE SCAS590 1-to-10 MIL-STD-883, 28-Pin scas590 CDC319DBR CDC319IBIS | |
Contextual Info: CDC319 1-LINE TO 10-LINE CLOCK DRIVER WITH I2C CONTROL INTERFACE SCAS590 – DECEMBER 1997 D D D D D D D D D High-Speed, Low-Skew 1-to-10 Clock Buffer for SDRAM Synchronous DRAM Clock Buffering Applications Output Skew, tsk(o), Less Than 250 ps Pulse Skew, tsk(p), Less Than 500 ps |
Original |
CDC319 10-LINE SCAS590 1-to-10 MIL-STD-883, 28-Pin scas590 CDC319DBR CDC319IBIS | |
OP133
Abstract: 47c834 HS25 TMP47C834N TLCS-470 TMP47C834 TMP47C834F TMP47P834F TMP47P834N 47C860
|
OCR Scan |
TMP47C834 TMP47C834N TMP47C834F 47C834 TLCS-470 SDIP42-P-600-1 TMP47P834N OP133 HS25 TMP47C834 TMP47C834F TMP47P834F TMP47P834N 47C860 | |
BDT01
Abstract: TMP47C834AN CS-1110 TV DIGITAL DECORDER CIRCUIT DIAGRAM
|
OCR Scan |
TMP47C834 P47C834N P47C834F 47C834 TLCS-470 TMP47C834N TMP47C834F 8192x8-bit SDIP42-P-600-1 BDT01 TMP47C834AN CS-1110 TV DIGITAL DECORDER CIRCUIT DIAGRAM | |
TC6177AF
Abstract: RJ622 58600u
|
OCR Scan |
TCD6177AF TC6177AF TCD5200BD, TCD5210BD, TCD5301BD TCD5311BD. RJ622 58600u | |
BUT22Contextual Info: TO SH IB A TMP47C834 CMOS 4-Bit Microcontroller TMP47C834N TMP47C834F The TMP47C834 are based on the TLCS-470 CMOS series. The TMP47C834 have on-screen display circuit to display characters and marks which indicate channel or time on TV screen, AD converter comparator input, |
OCR Scan |
TMP47C834 TMP47C834N TMP47C834F TMP47C834 TLCS-470 TMP47C834F P-SDIP42-600-1 P-QFP44-1414-0 BUT22 | |
R31-R32-R40Contextual Info: TO SHIBA TMP47C635 CMOS 4-BIT MICROCONTROLLER TMP47C635N The 47C635 is based on the TLCS-470 CMOS series. The 47C635 has on-screen display circuit OSD to display characters and marks which indicate channel or time on TV screen, A/D converter (comparator) input, D/A |
OCR Scan |
TMP47C635 TMP47C635N 47C635 TLCS-470 47C634. TMP47C635N SDIP54-P-600-1 TBEKSES-30361FBY R31-R32-R40 | |
Contextual Info: TOSHIBA TLCS-470 Series TMP47C430 CMOS 4 -B it M icrocontroller The 47C430 is based on the TLCS-470 CMOS series. The 47C430 have on-screen display circuit OSD to display char acters and marks which indicate channel or time on TV screen, A/D converter (comparator) input, and D/A converter output |
OCR Scan |
TLCS-470 TMP47C430 47C430 TMP47C430N TMP47C430M TBEKSES-30361FBY |