PS742 Search Results

Contextual Info: PS742 10-1000 MHz. 3 BIT Digital Attenuator M/C/POWAMECcvp. Maximum Ratings Operating tem perature. -55°C to +85°C Storage temperature. -62°C to +125°C DC voltage . +5.5 volts

vhdl code for 8-bit serial adder

Abstract: vhdl code for 8-bit parity checker vhdl code for 8-bit BCD adder PS74162 vhdl code for 8-bit odd parity checker PS74166 PS74164 vhdl code for 4-bit magnitude comparator vhdl code for asynchronous decade counter vhdl code for 8-bit parity checker using xor gate
Contextual Info: Philips Semiconductors Application note OrCAD Capture Schematic/PHDL Design Flow for Philips CPLDs AMH74 INTRODUCTION Philips Semiconductors provides XPLA Designer and libraries for use with OrCADC Capture at no charge. This allows Capture users to target Philips CPLDs as large as 960 macrocells. This note discusses the use of Philips Hardware

Contextual Info: PHOENIX WIRELESS SHORT FORM PRODUCTS CHART AMPLIFIERS Phoenix L ow H igh M in. T yp. M ax. Typ. M in. Typ. Typ. Typ. N om . Typ. M odel Freq. F req. G ain G ain NF Pout P out IP3 Isol. V olt C urrent C ase P age (MHz.) (MHz.) (dB.) (dB.) (dB.) (dB.) (dBm.) (dBm.) (dBm.) (dB.)

vhdl code program for 4-bit magnitude comparator

Abstract: vhdl code for 4 bit ripple COUNTER IEC wiring schematic symbols vhdl code for 8-bit serial adder vhdl code for BCD to binary adder vhdl code for asynchronous decade counter vhdl code manchester encoder vhdl code for 8-bit BCD adder vhdl code for demultiplexer altera manchester
Contextual Info: APPLICATION NOTE AN071 OrCAD Express Design Flow for Philips CPLDs 1998 Jul 21 Philips Semiconductors Application note OrCAD Express Design Flow for Philips CPLDs AN071 INTRODUCTION This note provides the steps for using OrCAD 1 Express and Philips Semiconductors’ XPLA

vhdl code for 8-bit serial adder

Abstract: vhdl code for 8-bit BCD adder vhdl for 8-bit BCD adder vhdl code for 4 bit ripple COUNTER vhdl code for 4-bit counter vhdl code for 4-bit magnitude comparator vhdl code for 8-bit odd parity checker design BCD adder pal vhdl code for demultiplexer 16 to 1 using 4 to 1 vhdl code for 8 bit bcd COUNTER
Contextual Info: APPLICATION NOTE AN074 OrCAD Capture Schematic/PHDL Design Flow for Philips CPLDs 1998 Jul 21 Philips Semiconductors Application note OrCAD Capture Schematic/PHDL Design Flow for Philips CPLDs AN074 INTRODUCTION Philips Semiconductors provides XPLA Designer and libraries for use with OrCAD 1 Capture at no charge. This allows