Part Number
    Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    PL310 APPLICATION NOTE Search Results

    PL310 APPLICATION NOTE Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    OMAP5910JGVL2
    Texas Instruments Applications processor Visit Texas Instruments Buy
    OMAP5910JZVL2
    Texas Instruments Applications processor Visit Texas Instruments Buy
    143-4142-11H
    Amphenol Communications Solutions Paladin RPO, DC, 4-Pair, 4 Column, APP PDF
    143-6262-11H
    Amphenol Communications Solutions Paladin RPO, DC, 6-Pair, 6 Column, APP PDF
    144-411D-11H
    Amphenol Communications Solutions Paladin RPO, DO, 4-Pair, 10 Column, 1.5mm Wipe, APP PDF

    PL310 APPLICATION NOTE Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    Contextual Info: Freescale Semiconductor Errata IMX6SLCE Rev. 2.1, 5/2013 Chip Errata for the i.MX 6SoloLite This document details the silicon errata known at the time of publication for the i.MX 6SoloLite multimedia applications processors. Table 1 provides a revision history for this document.


    Original
    err006282err006308err006223err006259+3err006281err00628710/2012me PDF

    Contextual Info: Freescale Semiconductor Errata IMX6DQCE Rev. 2, 5/2013 Chip Errata for the i.MX 6Dual/6Quad This document details the silicon errata known at the time of publication for the i.MX 6Dual/6Quad multimedia applications processors. Table 1 provides a revision history for this document.


    Original
    err003775err006282err006308err006358+4err006687err004353err004446err005829 PDF

    Contextual Info: Freescale Semiconductor Errata IMX6DQCE Rev. 3, 11/2013 Chip Errata for the i.MX 6Dual/6Quad This document details the silicon errata known at the time of publication for the i.MX 6Dual/6Quad multimedia applications processors. Table 1 provides a revision history for this document.


    Original
    err007005err007006err007007err007008+6err007117err007220err007265err007266err003740err003742 PDF

    MIPI DSI spec version

    Contextual Info: Freescale Semiconductor Errata IMX6SDLCE Rev. 2, 5/2013 Chip Errata for the i.MX 6Solo/6DualLite This document details the silicon errata known at the time of publication for the i.MX 6Solo/6DualLite multimedia applications processors. Table 1 provides a revision history for this document.


    Original
    err004353err006308err006358err006687+6err004446err005829err006223err006259err006281mipi dsi spec version PDF

    Cortex-A9

    Abstract: arm cortex a9 mpcore MOTHERBOARD Chip Level MANUAL ARM cortex A9 neon PC MOTHERBOARD CIRCUIT diagram PL111 ARM Cortex-A9 primecell pl310 cortex a9 PROCESSOR CORTEX-A9
    Contextual Info: CoreTile Express A9x4 Cortex -A9 MPCore V2P-CA9 ™ Technical Reference Manual Copyright 2009-2010 ARM. All rights reserved. DUI0448D (ID101310) CoreTile Express A9x4 Technical Reference Manual Copyright © 2009-2010 ARM. All rights reserved. Release Information


    Original
    dui0448did101310cortex-a9arm cortex a9 mpcore+8motherboard chip level manualarm cortex a9 neonpc motherboard circuit diagrampl111arm cortex-a9primecell pl310cortex a9processor cortex-a9 PDF

    PL310

    Abstract: Cortex A9 instruction set arm cortex a9 mpcore B13AC primecell pl310 PL310 application note ARM Cortex A15 ARMv7 Architecture Reference Manual cortex a9 CORTEX-A9
    Contextual Info: PrimeCell Level 2 Cache Controller PL310 Revision: r2p0 Technical Reference Manual Copyright 2007, 2008 ARM Limited. All rights reserved. ARM DDI 0246C PrimeCell Level 2 Cache Controller (PL310) Technical Reference Manual Copyright © 2007, 2008 ARM Limited. All rights reserved.


    Original
    pl3100246cglossary-11glossary-12+9cortex a9 instruction setarm cortex a9 mpcoreb13acprimecell pl310pl310 application notearm cortex a15armv7 architecture reference manualcortex a9cortex-a9 PDF

    imx 179

    Abstract: ERR004512
    Contextual Info: Freescale Semiconductor, Inc. Errata IMX6DQCE Rev. 4, 07/2014 Chip Errata for the i.MX 6Dual/6Quad This document details the silicon errata known at the time of publication for the i.MX 6Dual/6Quad multimedia applications processors. Table 1 provides a revision history for this document.


    Original
    err007005err007006err007007err007008+6err007117err007220err007265err007266imx 179err004512 PDF

    SBZP

    Abstract: PL310 transistor B1010 PL310 TECHNICAL MANUAL PL310 application note
    Contextual Info: PrimeCell Level 2 MBIST Controller PL310 Revision: r2p0 Technical Reference Manual Copyright 2007, 2008 ARM Limited. All rights reserved. ARM DDI 0402C PrimeCell Level 2 MBIST Controller (PL310) Technical Reference Manual Copyright © 2007, 2008 ARM Limited. All rights reserved.


    Original
    pl3100402csbzptransistor b1010+2pl310 technical manualpl310 application note PDF

    pl127

    Abstract: pl431 PL-203 PL4-1-3 PL1-24 PL421 PL207 PL-305 PL310 PL-322
    Contextual Info: POWER INDUCTORS LOW PROFILE SURFACE MOUNT POWER INDUCTORS PL1 & PL2 SERIES Vanguard Part Number IN 0.535 0.410 0.310 0.260 0.230 0.200 0.135 0.085 0.025 0.010 MM 13.59 10.41 7.87 6.60 5.84 5.08 3.43 2.16 0.64 0.26 CONVERSION Inductance D.C. uH Resistance ±10%


    Original
    pl1-01pl1-02pl1-03pl1-04+16pl1-05pl2-01pl2-02pl2-03pl2-04pl2-05pl127pl431pl-203pl4-1-3pl1-24pl421pl207pl-305pl310pl-322 PDF

    PL310

    Abstract: tcm 2911 TrustZone PL310 TECHNICAL MANUAL ARMv7 Architecture Reference Manual
    Contextual Info: PL310 Cache Controller Revision: r0p0 Technical Reference Manual Copyright 2007 ARM Limited. All rights reserved. ARM DDI 0246A PL310 Cache Controller Technical Reference Manual Copyright © 2007 ARM Limited. All rights reserved. Release Information Change history


    Original
    pl310glossary-11glossary-12tcm 2911+3trustzonepl310 technical manualarmv7 architecture reference manual PDF

    ARM Cortex-A9

    Abstract: PL310 TECHNICAL MANUAL 2114 ram l2 cache verilog code PL310 ARMv7 TrustZone AMBA AXI AMBA file write AXI verilog code l2 cache design in verilog
    Contextual Info: PrimeCell Level 2 Cache Controller PL310 Revision: r1p0 Technical Reference Manual Copyright 2007, 2008 ARM Limited. All rights reserved. ARM DDI 0246B PrimeCell Level 2 Cache Controller (PL310) Technical Reference Manual Copyright © 2007, 2008 ARM Limited. All rights reserved.


    Original
    pl3100246bglossary-11glossary-12+9arm cortex-a9pl310 technical manual2114 raml2 cache verilog codearmv7trustzoneamba axiamba file write axi verilog codel2 cache design in verilog PDF

    Samsung Cortex-A9

    Abstract: sandisk micro sd card circuit diagram ARM Cortex A9 samsung ARM1176JZF-S samsung cortex-a9 axi2apb bridge PL05 SANDISK 16bit sandisk micros card sandisk mmc 16MB
    Contextual Info: Fast Model Portfolio Version 5.1 Reference Manual Copyright 2008-2009 ARM Limited. All rights reserved. DUI0423G ID092809 Fast Model Portfolio Reference Manual Copyright © 2008-2009 ARM Limited. All rights reserved. Release Information Change history


    Original
    dui0423gid092809samsung cortex-a9sandisk micro sd card circuit diagram+8arm cortex a9 samsungarm1176jzf-s samsungcortex-a9axi2apb bridgepl05sandisk 16bitsandisk micros cardsandisk mmc 16mb PDF

    ARM Cortex A9 samsung

    Abstract: cortex a9 82567LM SMSC 91C111 SMSC91C111 smc 91c111 82567LM Gigabit Network ARM Cortex-A9 PV 100 USB K9f* 2010
    Contextual Info: Fast Model Portfolio Version 5.2 Reference Manual Copyright 2008-2010 ARM Limited. All rights reserved. DUI0423H ID031910 Fast Model Portfolio Reference Manual Copyright © 2008-2010 ARM Limited. All rights reserved. Release Information Change history


    Original
    dui0423hid031910arm cortex a9 samsungcortex a9+882567lmsmsc 91c111smsc91c111smc 91c11182567lm gigabit networkarm cortex-a9pv 100 usbk9f* 2010 PDF

    TrustZone

    Abstract: Building a Secure System using TrustZone Technology smart card reader hack circuit ARM SC300 dancing lights using microcontroller ARM1176JZ Gadget2008 ARM SecurCore SC300 8 stage pipeline architecture of ARMv7 ARM SC300 processor
    Contextual Info: ARM Security Technology Building a Secure System using TrustZone Technology Copyright 2005-2009 ARM Limited. All rights reserved. PRD29-GENC-009492C ARM Security Technology Building a Secure System using TrustZone Technology Copyright © 2005-2009 ARM Limited. All rights reserved.


    Original
    prd29-genc-009492ctrustzonebuilding a secure system using trustzone technologysmart card reader hack circuit+7arm sc300dancing lights using microcontrollerarm1176jzgadget2008arm securcore sc3008 stage pipeline architecture of armv7arm sc300 processor PDF

    VFPv4

    Abstract: cortex-a5 VFPv3 instruction set ARM IHI 0029 VFPv4 instruction set ARMv7 Architecture Reference Manual cortex-a5 integration manual ARMv6 Architecture Reference Manual ARMv7 neon ARMv7 Architecture Reference Manual NEON
    Contextual Info: Cortex -A5 NEON Media Processing Engine ™ Revision: r0p0 Technical Reference Manual Copyright 2009 ARM. All rights reserved. ARM DDI 0450A ID012010 Cortex-A5 NEON Media Processing Engine Technical Reference Manual Copyright © 2009 ARM. All rights reserved.


    Original
    id01201032-bitvfpv4cortex-a5+8vfpv3 instruction setarm ihi 0029vfpv4 instruction setarmv7 architecture reference manualcortex-a5 integration manualarmv6 architecture reference manualarmv7 neonarmv7 architecture reference manual neon PDF

    VFPv4-D16

    Abstract: ARMv7 Architecture Reference Manual AT551-DC-06001 VFPv4 ARM IHI 0029 fpu coprocessor cortex-a5 VFPv3 CoreSight Architecture Specification CP15
    Contextual Info: Cortex-A5 Floating-Point Unit Revision: r0p1 Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. ARM DDI 0449B ID101810 Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright © 2009, 2010 ARM. All rights reserved.


    Original
    0449bid10181032-bitvfpv4-d16+9armv7 architecture reference manualat551-dc-06001vfpv4arm ihi 0029fpu coprocessorcortex-a5vfpv3coresight architecture specificationcp15 PDF

    VFPv4

    Abstract: cortex-a5 cortex-a5 integration manual ARMv7 Architecture Reference Manual cortex-a5 processor ARM IHI 0029 VFPv4 instruction set coresight CoreSight Architecture Specification ARMv6 Architecture Reference Manual
    Contextual Info: Cortex-A5 NEON Media Processing Engine ™ Revision: r0p1 Technical Reference Manual Copyright 2009, 2010 ARM. All rights reserved. ARM DDI 0450B ID101810 Cortex-A5 NEON Media Processing Engine Technical Reference Manual Copyright © 2009, 2010 ARM. All rights reserved.


    Original
    0450bid10181032-bitvfpv4+9cortex-a5cortex-a5 integration manualarmv7 architecture reference manualcortex-a5 processorarm ihi 0029vfpv4 instruction setcoresightcoresight architecture specificationarmv6 architecture reference manual PDF

    Contextual Info: SPEAr1310 Dual-core Cortex A9 embedded MPU for communications Data brief Features • CPU subsystem: – 2x ARM Cortex A9 cores, up to 600 MHz – Supporting both symmetric SMP and asymmetric (AMP) multiprocessing – 32+32 KB L1 Instructions/Data cache per


    Original
    spear131064-bitddr2-800/ddr3-106616/32y PDF

    Contextual Info: SPEAr1310 Dual-core Cortex A9 embedded MPU for communications Data brief Features • CPU subsystem: – 2x ARM Cortex A9 cores, up to 600 MHz – Supporting both symmetric SMP and asymmetric (AMP) multiprocessing – 32+32 KB L1 Instructions/Data cache per


    Original
    spear131064-bitddr2-800/ddr3-106616/32y PDF

    VFPv4

    Abstract: ARMv7 Architecture Reference Manual cortex-a5 processor CoreSight Architecture Specification ARM cortex instruction set cortex-a5 integration manual ARM IHI 0029 fpu coprocessor Coresight CP15
    Contextual Info: Cortex -A5 Floating-Point Unit Revision: r0p0 Technical Reference Manual Copyright 2009 ARM. All rights reserved. ARM DDI 0449A ID012010 Cortex-A5 Floating-Point Unit Technical Reference Manual Copyright © 2009 ARM. All rights reserved. Release Information


    Original
    id01201032-bitvfpv4armv7 architecture reference manual+8cortex-a5 processorcoresight architecture specificationarm cortex instruction setcortex-a5 integration manualarm ihi 0029fpu coprocessorcoresightcp15 PDF

    getting started with ARM

    Abstract: ARM1176 PL390 ARM DDI 0254 sandisk 4GB Nand flash ARm cortexA9 GPIO ARM1176JZF usb flash drive circuit diagram sandisk DUI0424B arm1176 reset
    Contextual Info: RealView Emulation Baseboard Real-Time System Model Rev 1.1 User Guide Copyright 2008 ARM Limited. All rights reserved. ARM DUI0424B RealView Emulation Baseboard Real-Time System Model User Guide Copyright © 2008 ARM Limited. All rights reserved. Release Information


    Original
    dui0424bgetting started with armarm1176pl390+6arm ddi 0254sandisk 4gb nand flasharm cortexa9 gpioarm1176jzfusb flash drive circuit diagram sandiskarm1176 reset PDF

    AMBA AXI dma controller designer user guide

    Abstract: cortex-a5 integration manual Jazelle v1 Architecture Reference Manual PL390 Coresight cortex-a5 CP14 CP15 "cortex a5" CORTEX-A9
    Contextual Info: Cortex -A5 MPCore ™ Revision: r0p0 Technical Reference Manual Copyright 2010 ARM. All rights reserved. ARM DDI 0434A ID052910 Cortex-A5 MPCore Technical Reference Manual Copyright © 2010 ARM. All rights reserved. Release Information The following changes have been made to this book.


    Original
    id052910glossary-15glossary-16amba axi dma controller designer user guide+9cortex-a5 integration manualjazelle v1 architecture reference manualpl390coresightcortex-a5cp14cp15cortex a5cortex-a9 PDF

    cortex-a5

    Abstract: cortex-a5 processor arm cortex a5 mpcore arm cortex a9 mpcore Jazelle v1 Architecture Reference Manual PL390 CP15 Powered Monitor jazelle CP14 CP15
    Contextual Info: Cortex-A5 MPCore ™ Revision: r0p1 Technical Reference Manual Copyright 2010 ARM. All rights reserved. ARM DDI 0434B ID101810 Cortex-A5 MPCore Technical Reference Manual Copyright © 2010 ARM. All rights reserved. Release Information The following changes have been made to this book.


    Original
    0434bid101810glossary-15glossary-16+10cortex-a5cortex-a5 processorarm cortex a5 mpcorearm cortex a9 mpcorejazelle v1 architecture reference manualpl390cp15 powered monitorjazellecp14cp15 PDF

    cortex a9 specification

    Abstract: Cortex A9 instruction set Dual-core ARM Cortex-A9 CPU spear1310 led matrix 16X32 china cortex a9 arm cortex a9 ARM v7 cortex a9 block diagram led matrix 16X32 axi compliant ddr3 controller
    Contextual Info: SPEAr1310 Dual-core Cortex A9 embedded MPU for communications Data brief Features • CPU subsystem: – 2x ARM Cortex A9 cores, up to 600 MHz – Supporting both symmetric SMP and asymmetric (AMP) multiprocessing – 32+32 KB L1 Instructions/Data cache per


    Original
    spear131064-bitddr2-800/ddr3-1066cortex a9 specification+8cortex a9 instruction setdual-core arm cortex-a9 cpuled matrix 16x32 chinacortex a9arm cortex a9arm v7 cortex a9 block diagramled matrix 16x32axi compliant ddr3 controller PDF