Part Number
    Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    PL310 APPLICATION NOTE Search Results

    PL310 APPLICATION NOTE Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    TSL1401CCS-RL2
    Rochester Electronics LLC TSL1401 - 128 x 1 Linear Sensor Array with hold. Please note, an MOQ and OM of 250 pcs applies. PDF Buy
    CA3079
    Rochester Electronics LLC CA3079 - Zero-Voltage Switches for 50-60Hz and 400Hz Thyristor Control Applications PDF Buy
    CA3059
    Rochester Electronics LLC CA3059 - Zero-Voltage Switches for 50-60Hz and 400Hz Thyristor Control Applications PDF Buy
    CA3059-G
    Rochester Electronics LLC CA3059 - Zero-Voltage Switches for 50-60Hz and 400Hz Thyristor Control Applications PDF Buy
    AM7992BJC
    Rochester Electronics LLC AM7992B - Manchester Encoder/Decoder, PQCC28 PDF Buy

    PL310 APPLICATION NOTE Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    Contextual Info: Freescale Semiconductor Errata IMX6SLCE Rev. 2.1, 5/2013 Chip Errata for the i.MX 6SoloLite This document details the silicon errata known at the time of publication for the i.MX 6SoloLite multimedia applications processors. Table 1 provides a revision history for this document.


    Original
    ERR006282 ERR006282 ERR006308 ERR006223 ERR006259 ERR006281 ERR006287 10/2012me. PDF

    Contextual Info: Freescale Semiconductor Errata IMX6DQCE Rev. 2, 5/2013 Chip Errata for the i.MX 6Dual/6Quad This document details the silicon errata known at the time of publication for the i.MX 6Dual/6Quad multimedia applications processors. Table 1 provides a revision history for this document.


    Original
    ERR003775â ERR006282 ERR006308 ERR006358 ERR006687 ERR004353 ERR004446 ERR005829 PDF

    Contextual Info: Freescale Semiconductor Errata IMX6DQCE Rev. 3, 11/2013 Chip Errata for the i.MX 6Dual/6Quad This document details the silicon errata known at the time of publication for the i.MX 6Dual/6Quad multimedia applications processors. Table 1 provides a revision history for this document.


    Original
    ERR007005, ERR007006, ERR007007, ERR007008, ERR007117, ERR007220, ERR007265, ERR007266 ERR003740, ERR003742, PDF

    MIPI DSI spec version

    Contextual Info: Freescale Semiconductor Errata IMX6SDLCE Rev. 2, 5/2013 Chip Errata for the i.MX 6Solo/6DualLite This document details the silicon errata known at the time of publication for the i.MX 6Solo/6DualLite multimedia applications processors. Table 1 provides a revision history for this document.


    Original
    ERR004353 ERR006308 ERR006358 ERR006687 ERR004446 ERR005829 ERR006223 ERR006259 ERR006281 MIPI DSI spec version PDF

    imx 179

    Abstract: ERR004512
    Contextual Info: Freescale Semiconductor, Inc. Errata IMX6DQCE Rev. 4, 07/2014 Chip Errata for the i.MX 6Dual/6Quad This document details the silicon errata known at the time of publication for the i.MX 6Dual/6Quad multimedia applications processors. Table 1 provides a revision history for this document.


    Original
    ERR007005, ERR007006, ERR007007, ERR007008, ERR007117, ERR007220, ERR007265, ERR007266 imx 179 ERR004512 PDF

    Contextual Info: SPEAr1310 Dual-core Cortex A9 embedded MPU for communications Data brief Features • CPU subsystem: – 2x ARM Cortex A9 cores, up to 600 MHz – Supporting both symmetric SMP and asymmetric (AMP) multiprocessing – 32+32 KB L1 Instructions/Data cache per


    Original
    SPEAr1310 64-bit DDR2-800/DDR3-1066 16/32y PDF

    Contextual Info: SPEAr1310 Dual-core Cortex A9 embedded MPU for communications Data brief Features • CPU subsystem: – 2x ARM Cortex A9 cores, up to 600 MHz – Supporting both symmetric SMP and asymmetric (AMP) multiprocessing – 32+32 KB L1 Instructions/Data cache per


    Original
    SPEAr1310 64-bit DDR2-800/DDR3-1066 16/32y PDF

    cortex a9 specification

    Abstract: Cortex A9 instruction set Dual-core ARM Cortex-A9 CPU spear1310 led matrix 16X32 china cortex a9 arm cortex a9 ARM v7 cortex a9 block diagram led matrix 16X32 axi compliant ddr3 controller
    Contextual Info: SPEAr1310 Dual-core Cortex A9 embedded MPU for communications Data brief Features • CPU subsystem: – 2x ARM Cortex A9 cores, up to 600 MHz – Supporting both symmetric SMP and asymmetric (AMP) multiprocessing – 32+32 KB L1 Instructions/Data cache per


    Original
    SPEAr1310 64-bit DDR2-800/DDR3-1066 cortex a9 specification Cortex A9 instruction set Dual-core ARM Cortex-A9 CPU spear1310 led matrix 16X32 china cortex a9 arm cortex a9 ARM v7 cortex a9 block diagram led matrix 16X32 axi compliant ddr3 controller PDF

    UG933

    Abstract: ZYNQ-7000 zynq7000 UG865
    Contextual Info: Zynq-7000 All Programmable SoC PCB Design and Pin Planning Guide UG933 v1.5 September 26, 2013 Notice of Disclaimer The information disclosed to you hereunder (the “Materials”) is provided solely for the selection and use of Xilinx products. To the maximum


    Original
    Zynq-7000 UG933 Zynq-7000 UG933 zynq7000 UG865 PDF

    H.264 encoder cortex a8

    Abstract: arm cortex a9 cortex-a9 CMOS Sensor 1080p H.264 60 android mobile MOTHERBOARD CIRCUIT diagram 667 transistor ecb CHINA TV uoc ARm cortexA9 GPIO android mobile circuit diagram "ARM Cortex A9"
    Contextual Info: SPEAr1340 Dual-core Cortex A9 HMI embedded MPU Datasheet − preliminary data Features • CPU subsystem: – 2x ARM Cortex A9 cores, up to 600 MHz – 32+32 KB L1 caches per core, with parity check – Shared 512 KB L2 cache – Accelerator coherence port ACP


    Original
    SPEAr1340 DDR3-1066, DDR2-1066 533MHz) 16-/32-bit, H.264 encoder cortex a8 arm cortex a9 cortex-a9 CMOS Sensor 1080p H.264 60 android mobile MOTHERBOARD CIRCUIT diagram 667 transistor ecb CHINA TV uoc ARm cortexA9 GPIO android mobile circuit diagram "ARM Cortex A9" PDF

    arm cortex a9

    Abstract: H.264 encoder cortex a8 "ARM Cortex A9" cmos digital camera module MMC 4.2 "NOR Flash controller" H.264 codec PD46 Dual-core ARM Cortex-A9 CPU cortex-a9
    Contextual Info: SPEAr1340 Dual-core Cortex A9 HMI embedded MPU Datasheet − production data Features • CPU subsystem: – 2x ARM Cortex A9 cores, up to 600 MHz – 32+32 KB L1 caches per core, with parity check – Shared 512 KB L2 cache – Accelerator coherence port ACP


    Original
    SPEAr1340 DDR3-1066, DDR2-1066 533MHz) 16-/32-bit, arm cortex a9 H.264 encoder cortex a8 "ARM Cortex A9" cmos digital camera module MMC 4.2 "NOR Flash controller" H.264 codec PD46 Dual-core ARM Cortex-A9 CPU cortex-a9 PDF

    Sony IMX 183

    Abstract: Sony sony cmos sensor imx 178 Sony imx 214 Sony ImX 252 sony cmos sensor imx 226 Sony IMX 219 CMOS Sony "IMX 219" CMOS sony IMX 322 cmos sony cmos sensor imx 185
    Contextual Info: i.MX 6Solo/6DualLite Applications Processor Reference Manual Document Number: IMX6SDLRM Rev. 1, 04/2013 i.MX 6Solo/6DualLite Applications Processor Reference Manual, Rev. 1, 04/2013 2 Freescale Semiconductor, Inc. Contents Section number Title Page Chapter 1


    Original
    PDF