PEEL18LV8ZJI-15 |
|
Anachip
|
-0.5 to 6.0 V, speed 15 ns tpd CMOS programmable electrically erasable logic device |
|
Original |
PDF
|
PEEL18LV8ZJI-15 |
|
Anachip
|
CMOS Programmable Electrically Erasable Logic Device |
|
Original |
PDF
|
PEEL18LV8ZJI-15 |
|
Integrated Circuit Technology
|
15ns CMOS programmable electrically erasable logic device |
|
Original |
PDF
|
PEEL18LV8ZJI-15 |
|
Integrated Circuit Technology
|
SPLD, PEEL18LV8Z Family, EECMOS Process, 36 Gates, 12 Macro Cells, 8 Reg., 8 User I/Os, 3.3V|5V Supply Voltage, 15 Speed Grade, 20-LDCC |
|
Original |
PDF
|
PEEL18LV8ZJI-15L |
|
Anachip
|
CMOS Programmable Electrically Erasable Logic Device |
|
Original |
PDF
|
PEEL18LV8ZJI-25 |
|
Anachip
|
CMOS Programmable Electrically Erasable Logic Device |
|
Original |
PDF
|
PEEL18LV8ZJI-25L |
|
Anachip
|
CMOS Programmable Electrically Erasable Logic Device |
|
Original |
PDF
|
PEEL18LV8ZJI-35 |
|
Anachip
|
-0.5 to 6.0 V, speed 35 ns tpd CMOS programmable electrically erasable logic device |
|
Original |
PDF
|
PEEL18LV8ZJI-35 |
|
Anachip
|
CMOS Programmable Electrically Erasable Logic Device |
|
Original |
PDF
|
PEEL18LV8ZJI-35 |
|
Integrated Circuit Technology
|
35ns CMOS programmable electrically erasable logic device |
|
Original |
PDF
|
PEEL18LV8ZJI-35 |
|
Integrated Circuit Technology
|
SPLD, PEEL18LV8Z Family, EECMOS Process, 36 Gates, 12 Macro Cells, 8 Reg., 8 User I/Os, 3.3V|5V Supply Voltage, 35 Speed Grade, 20-LDCC |
|
Original |
PDF
|
PEEL18LV8ZJI-35L |
|
Anachip
|
CMOS Programmable Electrically Erasable Logic Device |
|
Original |
PDF
|