OR GATE THRUTH TABLE Search Results
OR GATE THRUTH TABLE Result Highlights (5)
| Part | ECAD Model | Manufacturer | Description | Download | Buy |
|---|---|---|---|---|---|
| 54S133/BEA |
|
54S133 - NAND GATE, 13-INPUT - Dual marked (M38510/07009BEA) |
|
||
| 54ACTQ32/QCA |
|
54ACTQ32 - OR Gate, ACT Series, 4-Func, 2-Input, CMOS, - Dual marked (5962-8973601CA) |
|
||
| 5409/BCA |
|
5409 - AND GATE, QUAD 2-INPUT, WITH OPEN-COLLECTOR OUTPUTS - Dual marked (M38510/01602BCA) |
|
||
| 54HC30/BCA |
|
54HC30 - 8-Input NAND Gates - Dual marked (M38510/65004BCA) |
|
||
| 54S30/BCA |
|
54S30 - NAND GATE, 8-INPUT - Dual marked (M38510/07008BCA) |
|
OR GATE THRUTH TABLE Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
or gate thruth tableContextual Info: M54HC113 M74HC113 Æ 7 SCS-THOM SON ^ 7 # R if lQ ^ Q i[ L [ l( g ir [S @ M D ( g i DUAL J-K FLIP FLOP WITH PRESET • HIGH SPEED fMAX= 64 MHz (Typ.) at V c c = 5 V LOW POWER DISSIPATION ICC = 2 at TA = 25° C ■ HIGH NOISE IMMUNITY VniH = V n il= 28% VCc (MIN.) |
OCR Scan |
M54HC113 M74HC113 54/74LS113 M74HC113 M74HC113B1N 54/7AHC113 or gate thruth table | |
|
Contextual Info: _ Sb E D • 7*^237 GOSSflMb 6 3 1 ■ S G T H _ / S T S C S -m O M S O N ^ 7 # H D ^ L [ l © ™ K 3D©i S M 5 4 H C 1 13 M 7 4 H C 113 T -M -0 7 -O 7 DUAL J-K FLIP FLOP WITH PRESET G S-THOMSON ■ HIGH SPEED fMAX= 64 MHz Typ. at V c c = 5V |
OCR Scan |
||
74hc113
Abstract: or gate thruth table 54HC 74HC M54HC113 M74HC113
|
OCR Scan |
M54HC113 M74HC113 54/74LS M54/74HC113 M54/74HC113 74hc113 or gate thruth table 54HC 74HC M74HC113 | |
M67206FV-15Contextual Info: SPECIFICATION MHS / SCC 032 Issue 3 January 2000 Page 1 of 63 PROJECT SPACE GENERAL TITLE INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS SILICON GATE, STATIC 144K 16384 X 9 BIT FIRST IN, FIRST OUT MEMORY WITH 3-STATE OUTPUTS, BASED ON TYPES M67206FV AND M672061FV |
Original |
M67206FV M672061FV M672061FV M67206EV M67206IEV) 165mA 120mA 150mA 11-AD M67206FV-15 | |
|
Contextual Info: SPECIFICATION MHS / SCC 030 REV A PAGE 1 OF 66 May 98 PROJECT SPACE GENERAL TITLE INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS SILICON GATE, STATIC 36K 4096 X 9 BIT FIRST IN, FIRST OUT MEMORY WITH 3STATE OUTPUTS, BASED ON TYPE M67204EV REV A SPECIFICATION |
Original |
M67204EV 2048th | |
or gate thruth table
Abstract: 4G127
|
Original |
M67205EV Imax/16 Imax/16 or gate thruth table 4G127 | |
|
Contextual Info: SPECIFICATION MHS / SCC 030 ISSUE 1 OCTOBER 97 PAGE 1 OF 65 PROJECT SPACE GENERAL TITLE INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS SILICON GATE, STATIC 36K 4096 X 9 BIT FIRST IN, FIRST OUT MEMORY WITH 3-STATE OUTPUTS, BASED ON TYPE M67204EV Name Function |
Original |
M67204EV 2048th | |
|
Contextual Info: SPECIFICATION MHS / SCC 022 REV A PAGE 1 OF 64 OCTOBER 1997 PROJECT SPACE GENERAL TITLE INTEGRATED CIRCUITS, SILICON MONOLITHIC, CMOS SILICON GATE, STATIC 18K 2048 X 9 BIT FIRST IN, FIRST OUT MEMORY WITH 3-STATE OUTPUTS, BASED ON TYPE M67203EV Name Function |
Original |
M67203EV Imax/16 Imax/16 |