OPERATION13 Search Results

Contextual Info: Doc No. TA4-EA-06144 Revision. 3 Product Standards AN33017UA VIN = 5 to 39 V, 1-channel DC-DC Step down Regulator integrated N-channel Power MOSFET FEATURES Current Feedback Function compensates output voltage drop due to external USB cable loss Internal reference voltage is within 1% accuracy.

IDT709269

Abstract: IDT709279 014L 100-PIN
Contextual Info: fax id: 5217 CY7C09269/79/89 CY7C09369/79/89 PRELIMINARY ^ C Y P R E S S ~ 16K/32K/64K x16/18 Synchronous Dual Port Static RAM Features Low o p e ratin g p ow er • True D u al-P o rted m e m o ry cells w h ich allo w sim u lta­ n eo us ac c e s s o f th e s a m e m e m o ry location

LXXXXXXXX

Abstract: TNC 24 mk 2 026R CY7C09569V tb136 A14L CY7C09579V
Contextual Info: «oaHaoooiMMMWfMMMMMM!9:^ v’*'» -• -■ -■ -^ jjÉBT *¿f5’00“’ '*'^ 7“T ■ ■ ■ ■ <1; .r {• o CY7C09569V CY7C09579V PRELIMINARY f:,ò b 3.3V 16K/32K x 36 FLEx36 Synchronous Dual-Port Static RAM • 3.3V Low o p e ratin g p ow er

A15LC

Abstract: A14L A14LC A12LC CY7C09099V 751V
Contextual Info: “ tv * I PRELIMINARY CY7C09079V/89V/99V CY7C09179V/89V/99V 3.3V 32K/64K/128K x 8/9 Synchronous Dual-Port Static RAM Features • True Dual-Ported memory cells which allow sim ulta­ neous access of the same memory location • 6 Flow-Through/Pipelined devices

wc52

Abstract: PL031
Contextual Info: P R E L I M I N A R Y AM DiTI PIN DESCRIPTIONS Pins That Are Used by Emulators T he follow ing pins are u se d by em ulators: A 1 9 -A 0 , A 0 1 5 - A 0 8 , A D 7 - A D 0 , A L E , E H E / A D E N on the A m 1 8 6 E M , C L K O U T A , R F S H 2 / A D E N (on th e

CY7C09099V

Contextual Info: fax id: 5210 PRELIMINARY CY7C09079V/89V/99V CY7C09179V/89V/99V 3.3V 32K/64K/128K x 8/9 Synch ronous Dual-Port Static RAM Features • True Dual-Ported mem ory cells which allow sim ulta­ neous access of the same memory location • 6 Flow-Through/Pipelined devices

Contextual Info: . MMMtekaatr', _*-V 4* ." •Y >*'V WffffrtHHHIIIIttllMtv^ . ■i ¿Mtf .v^-vj CY7C09269/79/89 CY7C09369/79/89 P R E L IM IN A R Y 16K/32K/64K x16/18 Synchronous Dual Port Static RAM • Low operating power Features • True Dual-Ported memory cells which allow simulta­

Contextual Info: CY7C09269V/79V/89V CY7C09369V/79V/89V PRELIMINARY 3.3V 16K/32K/64Kx 16/18 Synchronous Dual-Port Static RAM Features • True Dual-Ported memory cells which allow simulta­ neous access of the same memory location • 6 Flow-Through/Pipelined devices — 16K x 16/18 organization CY7C09269V/369V

Contextual Info: CY7C09079/89/99 CY7C09179/89/99 PRELIMINARY 32K/64K/128K x 8/9 Synchronous Dual-Port Static RAM • High-speed clock to data access 6.5/7.5/9/12 ns max. Features • Low operating power • True Dual-Ported memory cells which allow simulta­ neous access of the same memory location

MC68HC16Z1

Abstract: M68HC16 MC68HC16Z2
Contextual Info: Freescale Semiconductor, Inc. Order this document by: M68HC16ZEC20/D M68HC16 Z Series Technical Supplement 20.97 MHz Electrical Characteristics Freescale Semiconductor, Inc. Devices in the M68HC16 Modular Microcontroller Family are built up from a selection of standard

M68HC16

Abstract: MC68HC16Z1
Contextual Info: Freescale Semiconductor, Inc. Order this document by: M68HC16ZEC25/D MC68HC16Z1 Freescale Semiconductor, Inc. Technical Supplement 25.17 MHz Electrical Characteristics Devices in the M68HC16 Modular Microcontroller Family are built up from a selection of standard

2600 corning

Contextual Info: CY7C09269V/79V/89V CY7C09369V/79V/89V “ tv * I PRELIMINARY 3.3V 16K/32K/64K x 16/18 Synchronous Dual-Port Static RAM • High-speed clock to data access 7.5^1V9/12 ns max. • 3.3V Low operating power Features • True Dual-Ported memory cells which allow sim ulta­

lms 100 airflow diagram

Abstract: CN8370 ebe switches str*68 CN8471A CN8472A CN8474A CN8478 M66EN 28478G
Contextual Info: CN8478/74A/72A/71A Multichannel Synchronous Communications Controller MUSYCC Data Sheet 28478-DSH-002-D Mindspeed Technologies Preliminary Information / Mindspeed Proprietary and Confidential October 2006 Ordering Information Ordering Number Version

LHAD

Contextual Info: fax id: 5217 '•'■'■'■'■'■'■‘JJSt>iW.-. a S S K , : 'S^ì,„*$ & :*■ _ jg ? CY7C09269/79/89 CY7C09369/79/89 PRELIMINARY . "T 16K/32K/64K x16/18 Synchronous Dual Port Static RAM • Low operating power Features — Active= 200 mA typical

Contextual Info: fax id: 5211 CYPRESS CY7C09269V/79V/89V CY7C09369V/79V/89V PRELIMINARY 3.3V 16K/32K/64Kx 16/18 Synchronous Dual Port Static RAM Features • H ig h -s p e ed clo ck to d ata ac c e s s 10 /12ns m ax. • 3.3 V Low o p e ratin g p o w er • True D u al-P o rted m e m o ry cells w h ich allo w s im u lta ­

CY7C09099V

Contextual Info: fax id: 5210 CYPRESS CY7C09079V/89V/99V CY7C09179V/89V/99V PRELIMINARY 3.3V 32K/64K/128K x 8/9 Synchronous Dual Port Static RAM Features • True Dual-Ported mem ory cells which allow sim ulta­ neous access of the same mem ory location • 6 Flow-Through/Pipelined devices

CY7C09389V

Contextual Info: CY7C09269V/79V/89V CY7C09369V/79V/89V PRELIMINARY * / CYPRESS 3.3V 16K/32K/64Kx 16/18 Synchronous Dual-Port Static RAM High-speed clock to data access 6.5l1’ 2]/7 .5^ /9/1 2 ns max. 3.3V low operating power Features • True Dual-Ported mem ory cells which allow sim ulta­

Contextual Info: CYPRESS CY7C09269V/79V/89V CY7C09369V/79V/89V PRELIMINARY 3.3V 16K/32K/64Kx 16/18 Synchronous Dual-Port Static RAM • High-speed clock to data access 7.5^1V9/12 ns max. • 3.3V Low operating power Features • True Dual-Ported mem ory cells which allow sim ulta­

IC CS 3758 GP

Abstract: M68HC11 M68HC16 MC68HC16Z1 SPAKXC16Z1CFC16 SPAKXC16Z1CFC20 XC16Z1CFC16 XC16Z1CFC20 Nippon capacitors
Contextual Info: Freescale Semiconductor, Inc. Order this document by MC68HC16Z1TS/D Rev. 3 MOTOROLA SEMICONDUCTOR TECHNICAL DATA MC68HC16Z1 Technical Summary 16-Bit Microcontroller 1 Introduction Freescale Semiconductor, Inc. The MC68HC16Z1 is a high-speed 16-bit control unit that is upwardly code compatible with M68HC11

CY7C09099V

Contextual Info: P R E L IM IN A R Y CY7C09079V/89V/99V CY7C09179V/89V/99V 3.3V 32K/64K/128K x 8/9 Synchronous Dual-Port Static RAM Features • True Dual-Ported memory cells which allow simulta­ neous access of the same memory location • 6 Flow-Through/Pipelined devices

0702C

Abstract: CY7C09099V
Contextual Info: fax id: 5210 '•'■'■'■'■'■'■‘JJSt>iW.-. a S S K , : 'S^ì,„*$ & :*■ _ jg ? CY7C09079V/89V/99V CY7C09179V/89V/99V PRELIMINARY . "T 3.3V 32K/64K/128K x 8/9 Synchronous Dual Port Static RAM • 0.35-micron CMOS for optimum speed/power

IC CS 3758 GP

Abstract: MC68HC16Z1 FF700 MC68HC16Z* CSBARBT M68HC11 M68HC16 SPAKXC16Z1CFC16 XC16Z1CFC16 XC16Z1CFC20 XC16Z1CFD25
Contextual Info: MOTOROLA Order this document by MC68HC16Z1TS/D Rev. 3 SEMICONDUCTOR TECHNICAL DATA MC68HC16Z1 Technical Summary 16-Bit Microcontroller 1 Introduction The MC68HC16Z1 is a high-speed 16-bit control unit that is upwardly code compatible with M68HC11 controllers. It is a member of the M68300/68HC16 Family of modular microcontrollers.

MAC HCN

Abstract: 016l IDT709269 IDT709279 SL414 xeee
Contextual Info: CYPRESS CY7C09269A/79/89 CY7C09369A/79/89 PRELIMINARY 16K/32K/64K x16/18 Synchronous Dual Port Static RAM • Low operating power Features • True dual-ported m em ory cells which allow sim ulta­ neous access of the same m em ory location • Six Flow-Through/Pipelined devices

CY7C09099V

Abstract: A10FL
Contextual Info: fax id: 5210 CYPRESS PRELIMINARY CY7C09079V/89V/99V CY7C09179V/89V/99V 3.3V 32K/64K/128K x 8/9 Synchronous Dual Port Static RAM Features 0.35-mlcron CMOS for optimum speed/power High-speed clock to data access 10/12 ns max. 3.3V Low operating power • True Dual-Ported memory cells which allow simulta­