ODD OR EVEN Search Results
ODD OR EVEN Result Highlights (5)
| Part | ECAD Model | Manufacturer | Description | Download | Buy |
|---|---|---|---|---|---|
| CD74AC280M |
|
9-Bit Odd/Even Parity Generator/Checker 14-SOIC -55 to 125 |
|
|
|
| SNJ54LS280W |
|
9-Bit Odd/Even Parity Generators/Checkers 14-CFP -55 to 125 |
|
|
|
| SNJ54S280J |
|
9-Bit Odd/Even Parity Generators/Checkers 14-CDIP -55 to 125 |
|
|
|
| SN74F280BN |
|
9-bit odd/even parity generators / checkers 14-PDIP 0 to 70 |
|
|
|
| SN74F280BD |
|
9-bit odd/even parity generators / checkers 14-SOIC 0 to 70 |
|
|
ODD OR EVEN Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
DM74180NContextual Info: DM54180 DM74180 9-Bit Parity Generators Checkers General Description These universal 9-bit 8 data bits plus 1 parity bit parity generators checkers feature odd even outputs and control inputs to facilitate operation in either odd or even parity applications Depending on whether even or odd parity is being generated or checked the even or odd input can be |
Original |
DM54180 DM74180 20system DM74180N | |
Hitachi DSA002789Contextual Info: HD74HC280 9-bit Odd/Even Parity Generator/Checker Description This parity generator/checker features odd/even outputs to facilitate operation of either odd or even parity applications. The word length capability is easily expanded by cascading devices. Features |
Original |
HD74HC280 Hitachi DSA002789 | |
Hitachi DSA00279Contextual Info: HD74HC180 8-bit Odd/Even Parity Generator/Checker Description This universal, monolithic, 9-bit 8 data bits plus 1 parity bit parity generator/checker features odd/even outputs and control inputs to facilitate operation in either odd or even parity applications. |
Original |
HD74HC180 Hitachi DSA00279 | |
LS180
Abstract: LS280 SN74LS280 SN74LS280D SN74LS280N
|
Original |
SN74LS280 SN74LS280 LS280 LS180 r14153 SN74LS280/D SN74LS280D SN74LS280N | |
SN74LS280dContextual Info: SN74LS280 9−Bit Odd/Even Parity Generators/Checkers The SN74LS280 is a Universal 9-Bit Parity Generator / Checker. It features odd / even outputs to facilitate either odd or even parity. By cascading, the word length is easily expanded. The LS280 is designed without the expander input implementation, |
Original |
SN74LS280 LS280 LS180 SN74LS280/D SN74LS280d | |
|
Contextual Info: LS280 LS280 • 9-BIT ODD/EVEN PARITY GENERATORS/CHECKERS DESCRIPTION The T54LS280/T74LS280 is a universal 9-Bit OddEven Parity Generator/Checker. It is composed of odd/even outputs to facilitate either odd or even parity. By cascading, the word length can be easi |
OCR Scan |
LS280 T54LS280/T74LS280 LS280 LS180 | |
"Parity Checker generator odd-even
Abstract: LS180 LS280 T54LS280D2
|
OCR Scan |
T54LS280 T74LS280 T54LS280/T74LS280 LS280 LS180 "Parity Checker generator odd-even T54LS280D2 | |
rev counter
Abstract: ISP1161A1 odd or even
|
Original |
AN10029 ISP1161A1 isp1161; isp1161a1; ISP1161A1. AN10029 rev counter ISP1161A1 odd or even | |
LS180
Abstract: LS280 SN74LS280 SN74LS280D SN74LS280DR2 SN74LS280M SN74LS280MEL SN74LS280N
|
Original |
SN74LS280 SN74LS280 LS280 LS180 r14525 SN74LS280/D SN74LS280D SN74LS280DR2 SN74LS280M SN74LS280MEL SN74LS280N | |
PHL 99Contextual Info: 74AC11280 9-BIT PARITY GENERATOR/CHECKER _ SCAS055A - D3201, APRIL 1989 - REVISED APRIL 1993 D OR N PACKAGE TOP VIEW * Generates Either Odd or Even Parity for Nine Data Unes * Cascadable for n-BKs Parity B[ A[ £ ODD [ GND [ 2 EVEN [ NC [ ll * Flow-Through Architecture to Optimize |
OCR Scan |
74AC11280 SCAS055A D3201, 500-mA 300-mil PHL 99 | |
parity generator using 74180
Abstract: 74180 parity generator parity using 74180 mip0
|
OCR Scan |
N74180N 1N916, 1N3064, 500ns 500ns parity generator using 74180 74180 parity generator parity using 74180 mip0 | |
"Parity Generator"
Abstract: DM74180 DM74S280 DM74S280M DM74S280N M14A MS-001 N14A
|
Original |
DM74S280 DM74S280 DM74180 "Parity Generator" DM74S280M DM74S280N M14A MS-001 N14A | |
751A-02Contextual Info: The MC54/74F280 is a high-speed parity generator/checker that accepts nine bits of input data and detects whether an even or an odd number of these inputs is HIGH. If an even number of inputs is HIGH, the Sum Even output is HIGH. If an odd number is HIGH, the Sum Even output is LOW. The Sum Odd |
Original |
MC54/74F280 751A-02 | |
|
Contextual Info: S280 National Sem iconductor DM54S280/DM74S280 9-Bit Parity Generators/Checkers General Description These universal, nine-bit parity generators/checkers utilize Schottky-clamped TTL high-performance circuitry, and fea ture odd/even outputs to facilitate operation of either odd or |
OCR Scan |
DM54S280/DM74S280 DM74180 25-line 27-line 81-Line | |
|
|
|||
DM74180
Abstract: 13E12
|
OCR Scan |
DM54180/DM74180 TL/F/8559-2 DM74180 13E12 | |
MC10160
Abstract: DL122
|
Original |
12-Bit MC10160 MC10160 MC10160/D* MC10160/D DL122 | |
D2S84Contextual Info: SSE D TEXAS INSTR LOGIC • a“1*1172-3 Q0flb712 2 ■ SNS4HC280, SN74HC28Q 9-BIT ODD/EVEN PARITY GENERATORS/CHECKERS D2S84, DECEMBER 1982— REVISED JUNE 1989 SN54H C28Q . . . J PACKAGE SN 74H C 280 . . . D OR N PACKAGE ITOP VIEW) - p £ j Generates Either Odd or Even Parity for |
OCR Scan |
Q0flb712 SNS4HC280, SN74HC28Q D2S84, SN54H D2S84 | |
DM74AS280
Abstract: DM74AS280M DM74AS280N M14A N14A
|
Original |
DM74AS280 AS280 AS280omer DM74AS280 DM74AS280M DM74AS280N M14A N14A | |
MC10160
Abstract: MC10160FN MC10160L MC10160P
|
Original |
MC10160 12-Bit MC10160 MC10160L MC10160P r14525 MC10160/D MC10160FN MC10160L MC10160P | |
|
Contextual Info: Signetics 74 AC /AC T 11286 9-Bit Odd/Even Parity G enerator/Checker with Bus Drive I/O Port ACL Products P relim inary Specification FEATURES G EN E R AL INFORM ATIO N [ • Generates either odd or even parity for nine data lines I . '.II SYMBOL |
OCR Scan |
74AC/ACT11286 | |
|
Contextual Info: GD54/74LS280 9-BIT ODD/EVEN PARITY GENERATORS/CHECKERS Feature Pin Configuration • Generates Either Odd or Even Parity for Nine Data Lines • Cascadable for n-Bits • Can Be Used to upgrade Existing Systems Us ing MSI Parity Circuits • Typical Power Dissipation: 80mW |
OCR Scan |
GD54/74LS280 | |
|
Contextual Info: AVG Semiconductors_ DDiT Technical Data DV74LS280 DV74ALS280 This device features Odd/Even Outputs to facilitate either Odd or Even parity. It can be expanded using the I Data In put as a cascade input. • AVG’s LS operates over extended Vcc from 4.5 to 5.5 V |
OCR Scan |
DV74LS280 DV74ALS280 AVG-001 AVG-002 ALS280 LS280 DV74LS280, 1-800-AVG-SEMI | |
TC4531Contextual Info: C2MOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC TC4531BP TC4531 BP 12-BIT PARITY TREE TC4531BP is 12 bit parity tree consisting of 12 exclusive OR gates. When ODD/EVEN input is set to "L", "H" level is output if the parity of data inputs DO through Dll is odd |
OCR Scan |
TC4531BP TC4531 12-BIT TC4531BP | |
|
Contextual Info: GD54/74S280 9-BIT ODD/EVEN PARITY GENERATORS/CHECKERS Feature Pin Configuration • Generates Either Odd or Even Parity for Nine Data • • Lines Cascadable for n-Bits Can Be Used to Upgrade Existing Systems Us ing MSI Parity Circuits a Description These universal, monolithic, nine-bit parity |
OCR Scan |
GD54/74S280 | |