fan 7320
Abstract: atmel 936 ttl buffer MG2014P MG2044P MG2142P MG2270P TM1019 radiation hard PLL OAI22 capacitance
Contextual Info: MG2RTP Radiation Hardened 0.5 Micron Sea of Gates Introduction The MG2RTP series is a 0.5 micron, array based, CMOS product family. Several arrays up to 490k cells cover all system integration needs. The MG2RTP is manufactured using SCMOS3/2RTP, a 0.5 micron drawn, 3 metal
|
Original
|
oai22fan 7320atmel 936ttl buffer+7mg2014pmg2044pmg2142pmg2270ptm1019radiation hard plloai22 capacitance
|
PDF
|
fan 7320
Abstract: LA 4440 circuit diagram atmel 936 MG2014P MG2044P MG2142P TM1019 0.5-um CMOS standard cell library 4116G
Contextual Info: Features • • • • • • • • • • • • • • • • • • • • • • • • • Full Range of Matrices up to 490K Cells Utilization Ratio Allows Considering a Design Complexity up to 350K Gates 0.5 µm Drawn CMOS, 3 Metal Layers, Sea of Gates
|
Original
|
4116gfan 7320la 4440 circuit diagramatmel 936+5mg2014pmg2044pmg2142ptm10190.5-um cmos standard cell library
|
PDF
|
star delta wiring diagram with timer
Abstract: atmel 422 ATMEL 634 atmel 946 star delta connection circuit diagrams star delta wiring diagram synopsys Platform Architect DataSheet ttl buffer MG2044E MG2091E
Contextual Info: Features • • • • • • • • • • • • • • • • • • • • • • • • Full Range of Matrices with up to 480K Available Gates 0.5 µm Drawn CMOS, 3 Metal Layers, Sea of Gates RAM and DPRAM Compilers Library Optimized for Synthesis, Floor Plan and Automatic Test Generation ATG
|
Original
|
4115hstar delta wiring diagram with timeratmel 422atmel 634+7atmel 946star delta connection circuit diagramsstar delta wiring diagramsynopsys platform architect datasheetttl buffermg2044emg2091e
|
PDF
|
atmel 946
Abstract: X-TAL 20m atmel 422 AtMEL 624 ATMEL 634 OAI22 MG2044E MG2091E MG2140E MG2194E
Contextual Info: Features • • • • • • • • • • • • • • • • • • • • • • • Full Range of Matrices up to 700K Cells 0.5 µm Drawn CMOS, 3 Metal Layers, Sea of Gates RAM and DPRAM Compilers Library Optimized for Synthesis, Floor Plan and Automatic Test Generation ATG
|
Original
|
4115gatmel 946x-tal 20matmel 422+7atmel 624atmel 634oai22mg2044emg2091emg2140emg2194e
|
PDF
|
MG2RTP
Abstract: MG2044P MG2142P MG2270P aero MS 3475 4116K
Contextual Info: Features • • • • • • • • • • • • • • • • • • • • • • • • • Full Range of Matrices up to 270K Available Gates 0.5 µm Drawn CMOS, 3 Metal Layers, Sea of Gates RAM and DPRAM Compilers Library Optimized for Synthesis, Floor Plan and Automatic Test Generation ATG
|
Original
|
4116kmg2rtpmg2044pmg2142p+2mg2270paero ms 3475
|
PDF
|
ATMEL 634
Abstract: 4115I MG2044E MG2091E MG2194E MG2265E MG2360E 0.5-um CMOS standard cell library
Contextual Info: Features • • • • • • • • • • • • • • • • • • • • • • • • • Full Range of Matrices with up to 480K Available Gates 0.5 µm Drawn CMOS, 3 Metal Layers, Sea of Gates RAM and DPRAM Compilers Library Optimized for Synthesis, Floor Plan and Automatic Test Generation ATG
|
Original
|
4115iatmel 634mg2044emg2091e+4mg2194emg2265emg2360e0.5-um cmos standard cell library
|
PDF
|
MG2044P
Abstract: MG2142P MG2270P 0.5-um CMOS standard cell library
Contextual Info: Features • • • • • • • • • • • • • • • • • • • • • • • • • Full Range of Matrices up to 270K Available Gates 0.5 µm Drawn CMOS, 3 Metal Layers, Sea of Gates RAM and DPRAM Compilers Library Optimized for Synthesis, Floor Plan and Automatic Test Generation ATG
|
Original
|
4116img2044pmg2142pmg2270p+10.5-um cmos standard cell library
|
PDF
|
32M DPRAM
Abstract: MG2044E MG2091E MG2140E MG2194E MG2265E MG2360E MG2480E MG2700E TM1019
Contextual Info: MG2RT Radiation Tolerant 0.5 Micron Sea of Gates Introduction The MG2RT series is a 0.5 micron, array based, CMOS product family. Several arrays up to 700k cells cover all system integration needs. The MG2RT is manufactured using SCMOS3/2RT, a 0.5 micron drawn, 3 metal layers
|
Original
|
tree6532m dprammg2044emg2091e+7mg2140emg2194emg2265emg2360emg2480emg2700etm1019
|
PDF
|
X-TAL 20m
Contextual Info: Features • • • • • • • • • • • • • • • • • • • • • • • Full Range of Matrices up to700K Cells 0.5 µm Drawn CMOS, 3 Metal Layers, Sea of Gates RAM and DPRAM Compilers Library Optimised for Synthesis, Floor Plan & Automatic Test Generation ATG
|
Original
|
to700kx-tal 20m |
PDF
|
atmel 936
Abstract: transistor SMD DK synopsys Platform Architect DataSheet MG2044P MG2142P TM1019 0.5-um CMOS standard cell library Atmel 440
Contextual Info: Features • • • • • • • • • • • • • • • • • • • • • • • • • Full Range of Matrices up to 270K Available Gates 0.5 µm Drawn CMOS, 3 Metal Layers, Sea of Gates RAM and DPRAM Compilers Library Optimized for Synthesis, Floor Plan and Automatic Test Generation ATG
|
Original
|
4116hatmel 936transistor smd dksynopsys platform architect datasheet+5mg2044pmg2142ptm10190.5-um cmos standard cell libraryatmel 440
|
PDF
|
AtMEL 624
Abstract: XTAL SMD Packages atmel 946 0.5-um CMOS standard cell library atmel 044
Contextual Info: Features • • • • • • • • • • • • • • • • • • • • • • • • • Full Range of Matrices with up to 480K Available Gates 0.5 µm Drawn CMOS, 3 Metal Layers, Sea of Gates RAM and DPRAM Compilers Library Optimized for Synthesis, Floor Plan and Automatic Test Generation ATG
|
Original
|
4115jatmel 624xtal smd packagesatmel 946+20.5-um cmos standard cell libraryatmel 044
|
PDF
|
fan 7320
Abstract: atmel 936 ttl buffer UART using VHDL MG2014P MG2044P MG2142P MG2270P TM1019
Contextual Info: Features • • • • • • • • • • • • • • • • • • • • • • • • Full Range of Matrices up to 490k Cells 0.5 µm Drawn CMOS, 3 Metal Layers, Sea of Gates RAM and DPRAM Compilers Library Optimised for Synthesis, Floor Plan & Automatic Test Generation ATG
|
Original
|
484fullfan 7320atmel 936ttl buffer+6uart using vhdlmg2014pmg2044pmg2142pmg2270ptm1019
|
PDF
|
atmel 424
Abstract: AMBIT inverter atmel 545 ATMEL 340 crystal oscillator buffer Structure of D flip-flop DFFSR s051 crystal OAI222 CMOS Transmission gate Specifications Tri-State Buffer CMOS
Contextual Info: Features • 0.5 µm Drawn Gate Length 0.45µm Leff Sea-of-Gates Architecture With Triple Level Metal • 3.3V Operation • 5.0V Compatible Input Buffers • On-chip Phase Locked Loop (PLL) Available to Synthesize Frequencies up to 150 MHz • • • •
|
Original
|
atl500753b11/99/xmatmel 424+9ambit inverteratmel 545atmel 340crystal oscillator bufferstructure of d flip-flop dffsrs051 crystaloai222cmos transmission gate specificationstri-state buffer cmos
|
PDF
|
Structure of D flip-flop DFFSR
Abstract: AOI222 INV4 OAI23 atmel 424 MUX CMOS 0753B 5-input NAND Gates pic single phase inverter OAI22
Contextual Info: ATL50 Features • • • • • • • • 0.5µm Drawn Gate Length 0.45µm Leff Sea-of-Gates Architecture With Triple Level Metal 3.3 Volt Operation 5.0 Volt compatible input buffers On-Chip Phase Locked Loop (PLL) Available to Synthesize Frequencies up to
|
Original
|
atl50structure of d flip-flop dffsraoi222inv4+7oai23atmel 424mux cmos0753b5-input nand gatespic single phase inverteroai22
|
PDF
|
|
|
atmel 0726
Abstract: OAI22 0.5-um CMOS standard cell library
Contextual Info: Marcom Nantes Technical Document Release Document Identification ✔ Datasheet Application note Manual Errata Sheet Lit.# / Rev.letter Doc. Date 4116J 10/20/2004 Other technical Part Number Product Description MG2RTP Rad Hard 190K Used Gates 0.5 µm CMOS Sea of Gates
|
Original
|
4116jatmel 0726oai220.5-um cmos standard cell library |
PDF
|
MG2265E
Abstract: MG2360E MG2044E MG2091E MG2194E ATMEL 634 atmel 946
Contextual Info: Features • • • • • • • • • • • • • • • • • • • • • • • • • Full Range of Matrices with up to 480K Available Gates 0.5 µm Drawn CMOS, 3 Metal Layers, Sea of Gates RAM and DPRAM Compilers Library Optimized for Synthesis, Floor Plan and Automatic Test Generation ATG
|
Original
|
4115kmg2265emg2360emg2044e+4mg2091emg2194eatmel 634atmel 946
|
PDF
|
ut161
Abstract: bip 373 UT162 AOI13 UT163 half adder circuit using 2*1 multiplexer G/transistor bip 109 UT169 SCA92 AOI21
Contextual Info: Radiation-Hardened Semicustom Products UTD-R Gate Array Family Data Sheet UNITED TECHNOLOGIES MICROELECTRONICS CENTER April 1990 FEA TU RES □ Total dose 1 x 106 rads Si to this data sheet specification according to M IL-STD-883, M ethod 1019 □ Total dose 1 x 107 rads (Si) functional
|
OCR Scan
|
il-std-883cobalt-60150ma500msec+11-3-4-90-pdut161bip 373ut162aoi13ut163half adder circuit using 2*1 multiplexerg/transistor bip 109ut169sca92aoi21
|
PDF
|
AOI222
Abstract: P02B OAI222
Contextual Info: ATL50 Features • • • • • • • • 0.5|.im Drawn Gate Length 0.45|am Left Sea-of-Gates Architecture With Triple Level Metal 3.3 Volt Operation 5.0 Volt compatible input buffers On-Chip Phase Locked Loop (PLL) Available to Synthesize Frequencies up to
|
OCR Scan
|
atl50aoi222p02boai222 |
PDF
|
MQFPL160
Contextual Info: T em ic MG2RT Semiconductors Radiation Tolerant 0.5-jiim CMOS Sea-of-Gates 100k Rad Low Dose Rate Introduction The MG2RT series is a 0.5 micron, array based, CMOS product family. Several arrays up to 700k cells cover all system integration needs. The MG2RT is manufactured
|
OCR Scan
|
oai22mqfpl160 |
PDF
|
3 to 8 bit decoder vhdl IEEE format
Abstract: ATL60 ATLS60 PO61 ttl buffer
Contextual Info: ATL60 Features x x x x x x x x 0.6Pm Drawn Gate Length 0.5Pm Leff Sea-of-Gates Architecture With Triple Level Metal 5.0 Volt, 3.3 Volt, and 2.0 Volt Operation Including Mixed Voltages On Chip Phase Locked Loop Available to Synthesize Frequencies up to 150 MHz and Manage Chip-to-Chip Clock Skew
|
Original
|
atl603 to 8 bit decoder vhdl ieee formatatls60po61+1ttl buffer
|
PDF
|
TTL Schmitt-Trigger Inverters
Abstract: Structure of D flip-flop DFFSR Tri-State Buffer CMOS TTL 3 input or gate ttl buffer TTL nand 3 input or gate 3 input Decoders actel PLL schematic AOI222
Contextual Info: ATL60 Features • • • • • • • • 0.6µm Drawn Gate Length 0.5µm Leff Sea-of-Gates Architecture With Triple Level Metal 5.0 Volt, 3.3 Volt, and 2.0 Volt Operation Including Mixed Voltages On Chip Phase Locked Loop Available to Synthesize Frequencies up to
|
Original
|
atl60ttl schmitt-trigger invertersstructure of d flip-flop dffsrtri-state buffer cmos+7ttl 3 input or gatettl bufferttl nand3 input or gate3 input decodersactel pll schematicaoi222
|
PDF
|
Tri-State Buffer CMOS
Abstract: PTS41 books schmitt trigger cmos buffer 8x buffer cmos ATL60 ATLS60 mux8n AOI222
Contextual Info: ATL60 Features • • • • • • • • 0.6µm Drawn Gate Length 0.5µm Leff Sea-of-Gates Architecture With Triple Level Metal 5.0 Volt, 3.3 Volt, and 2.0 Volt Operation Including Mixed Voltages On Chip Phase Locked Loop Available to Synthesize Frequencies up to
|
Original
|
atl60tri-state buffer cmospts41books schmitt trigger cmos+5buffer 8xbuffer cmosatls60mux8naoi222
|
PDF
|
PO61
Abstract: ATMEL 340 atmel 424 ATLS60 ATL60 ttl buffer 3.6v Tri-State Buffer bga ambit inverter circuit AOI222 ATMEL 218
Contextual Info: Features • • • • • • • • 0.6 µm Drawn Gate Length 0.5 µm Leff Sea-of-Gates Architecture with Triple Level Metal 5.0V, 3.3V and 2.0V Operation including Mixed Voltages On-chip Phase Locked Loop Available to Synthesize Frequencies up to 150 MHz and
|
Original
|
atl600388c11/99/xmpo61+8atmel 340atmel 424atls60ttl buffer3.6v tri-state buffer bgaambit inverter circuitaoi222atmel 218
|
PDF
|
atmel 952
Abstract: atmel h 952 ATL35 vhdl code for flip-flop jk flip flop to d flip flop conversion RTL 204 605 vhdl code for D Flipflop dssb oak dsp AOI222
Contextual Info: Features • High Speed - 150 ps Gate Delay - 2 input NAND, FO=2 nominal • Up to 3.7 Million Used Gates and 976 Pins • System Level Integration Technology ™ ARM7TDMI and AVR RISC Microcontrollers, OakDSP™ and Lode™DSP Cores, 10T/100 Ethernet MAC, USB and PCI Cores,
|
Original
|
10t/100atl35atmel 952atmel h 952+7vhdl code for flip-flopjk flip flop to d flip flop conversionrtl 204 605vhdl code for d flipflopdssboak dspaoi222
|
PDF
|
