C 945 P331
Abstract: transistor RCA 467 RCA 417 847 transistor rca4 458 MSX532 P185 RCA 618 727 RCA 937 fairchild PJ 1169
Contextual Info: MSX Register Programming Manual Revision 2.1 February 2003 Revision History Revision 1.0, March 2000—Preliminary Release. Revision 1.1, May 2000—Initial Release. Revision 1.2, July 2000—Updated the RCC[1] connection information in the “Crosspoint Programming” section
|
Original
|
2000--preliminary2000--initial2000--updated2000--globally+11msx532msx532/msx340c 945 p331transistor rca 467rca 417 847transistor rca4 458p185rca 618727 rca937 fairchildpj 1169
|
PDF
|
ADSP-21065L
Abstract: ADSP-21161 ADSP21161N ADSP-21161N EE-126 EE-163 MT48LC1M16A1
Contextual Info: Engineer To Engineer Note EE-163 Technical Notes on using Analog Devices’ DSP components and development tools Phone: 800 ANALOG-D, FAX: (781) 461-3010, EMAIL: dsp.support@analog.com, FTP: ftp.analog.com, WEB: www.analog.com/dsp Copyright 2000, Analog Devices, Inc. All rights reserved. Analog Devices assumes no responsibility for customer product design or the use or application of customers’ products or for
|
Original
|
ee-163sda10adsp-21161nadsp-21065l+4adsp-21161adsp21161nee-126mt48lc1m16a1
|
PDF
|
sdram controller
Abstract: ADSP-21065L EE-126 EE-127 MT48LC1M16A1
Contextual Info: Engineer To Engineer Note EE-127 Technical Notes on using Analog Devices’ DSP components and development tools Phone: 800 ANALOG-D, FAX: (781) 461-3010, EMAIL: dsp.support@analog.com, FTP: ftp.analog.com, WEB: www.analog.com/dsp Copyright 2002, Analog Devices, Inc. All rights reserved. Analog Devices assumes no responsibility for customer product design or the use or application of customers’ products or for
|
Original
|
ee-127adsp-21065lsdram controlleree-126+1mt48lc1m16a1
|
PDF
|
adsp 210xx architecture diagram
Abstract: ADSP-21000 ADSP-21060 ADSP-21061 ADSP-21062
Contextual Info: a ADSP-21061 SHARC * DSP Microcomputer Family ADSP-21061 Pin-Compatible with ADSP-21060 4 Mbit and ADSP-21062 (2 MBit) 5.0 Volt Operation Low Power (Idle 16) Mode SUMMARY High-Performance Signal Computer for Speech, Sound, Graphics and Imaging Applications
|
Original
|
adsp-21061adsp-21060adsp-2106232-bit+440-bitadsp-21061ks-133adsp 210xx architecture diagramadsp-21000
|
PDF
|
ADSP-21000
Abstract: ADSP-21020 ADSP-21060 ADSP-21062 ADSP-21062L tddg
Contextual Info: a ADSP-2106x SHARC DSP Microcomputer Family ADSP-21062/ADSP-21062L SUMMARY High Performance Signal Processor for Communications, Graphics and Imaging Applications Super Harvard Architecture Four Independent Buses for Dual Data Fetch, Instruction Fetch and Nonintrusive I/O
|
Original
|
adsp-2106xadsp-21062/adsp-21062l32-bit240-lead+10225-ball40-bitadsp-21062ks-133adsp-21062ks-160adsp-21000adsp-21020adsp-21060adsp-21062adsp-21062ltddg
|
PDF
|
ADSP-21000
Abstract: ADSP-21060 ADSP-21060L ADSP-21062 ADSP-21062L
Contextual Info: ADSP-2106x SHARC DSP Microcomputer Family ADSP-21062/ADSP-21060 a SUMMARY High Performance Signal Processor for Communications, Graphics, and Imaging Applications Super Harvard ARchitecture Computer SHARC — Four Independent Buses for Dual Data Fetch,
|
Original
|
adsp-2106xadsp-21062/adsp-2106032-bit240-lead+940-bitadsp-21060ks-133adsp-21060ks-160adsp-21060lks-133adsp-21000adsp-21060adsp-21060ladsp-21062adsp-21062l
|
PDF
|
0x00043fff
Contextual Info: SHARC Processor ADSP-21161N SUMMARY Integrated peripherals—integrated I/O processor, 1M bit onchip dual-ported SRAM, SDRAM controller, glueless multiprocessing features, and I/O ports serial, link, external bus, SPI, and JTAG ADSP-21161N supports 32-bit fixed, 32-bit float, and 40-bit
|
Original
|
adsp-21161n32-bit225-ballbc-225-1+10x00043fff
|
PDF
|
74 HTC 00
Abstract: ADSP-21060 reference manual ADSP-21000 ADSP-21020 ADSP-21060 ADSP-21062 ADSP-21062L 600CA
Contextual Info: a ADSP-2106x SHARC DSP Microcomputer Family ADSP-21062/ADSP-21062L IEEE JTAG Standard 1149.1 Test Access Port and On-Chip Emulation 240-Lead Thermally Enhanced MQFP Package 225-Ball Plastic Ball Grid Array PBGA 32-Bit Single-Precision and 40-Bit Extended-Precision
|
Original
|
adsp-2106xadsp-21062/adsp-21062l240-lead225-ball+1232-bit40-bitadsp-21062ks-133adsp-21062ks-16074 htc 00adsp-21060 reference manualadsp-21000adsp-21020adsp-21060adsp-21062adsp-21062l600ca
|
PDF
|
OCX1601
Abstract: FIN1002 M24B SOT23 74VHC161284 Fairchild Switching Technologies FIN1001 FIN1031 FST3253 GX SOT23 8 bit wide 2 to 1 multiplexer
Contextual Info: Interface Product Catalog Analog Discrete Interface & Logic Optoelectronics July 2002 Across the board. Around the world. Literature Description Literature # Digital Crosspoint Switch Selection Guide EnSigna Lab Brochure Fairchild CD-ROM Fairchild Server Solutions
|
Original
|
power247tmocx1601fin1002m24b sot23+774vhc161284fairchild switching technologiesfin1001fin1031fst3253gx sot238 bit wide 2 to 1 multiplexer
|
PDF
|
ADDS-2106x-EZ
Abstract: ADDS-2106x-EZ-Lite DT812 C3244 ADSP-21061LAS-176
Contextual Info: BACK a ADSP-2106x SHARC DSP Microcomputer Family ADSP-21061/ADSP-21061L 240-Lead PQFP Package Pin-Compatible with ADSP-21060 4 Mbit and ADSP-21062 (2 Mbit) Flexible Data Formats and 40-Bit Extended Precision 32-Bit Single-Precision and 40-Bit Extended-Precision
|
Original
|
32-bitadsp-21061ks-133adsp-21061ks-160adsp-21061ks-200+10adsp-21061lks-160adsp-21061lks-176adsp-21061las-176adsp-21061240-leadadsp-21061ladds-2106x-ezadds-2106x-ez-litedt812c3244
|
PDF
|
adsp 210xx architecture diagram
Abstract: ADSP-21000 ADSP-21060 ADSP-21061 ADSP-21061L ADSP-21062 ADDS-2106x-EZ-Lite
Contextual Info: a ADSP-2106x SHARC DSP Microcomputer Family ADSP-21061/ADSP-21061L Pin-Compatible with ADSP-21060 4 Mbit and ADSP-21062 (2 Mbit) Flexible Data Formats and 40-Bit Extended Precision 32-Bit Single-Precision and 40-Bit Extended-Precision IEEE Floating-Point Data Formats
|
Original
|
adsp-2106xadsp-21061/adsp-21061ladsp-21060adsp-21062+840-bit32-bit80-bitadsp 210xx architecture diagramadsp-21000adsp-21061adsp-21061ladds-2106x-ez-lite
|
PDF
|
sdram controller
Abstract: EE-163 ADSP-21161 ADSP21161N ADSP-21161N EE-126 emx1 6268 sram "content addressable memory" pre-charge control EE-16-3
Contextual Info: Engineer To Engineer Note a EE-163 Technical Notes on using Analog Devices' DSP components and development tools Contact our technical support by phone: 800 ANALOG-D or e-mail: dsp.support@analog.com Or visit our on-line resources http://www.analog.com/dsp and http://www.analog.com/dsp/EZAnswers
|
Original
|
ee-163adsp-21161adsp-21161nsda10+7ee-126sdram controlleradsp21161nemx16268 sramcontent addressable memory" pre-charge controlee-16-3
|
PDF
|
c3244
Abstract: super harvard architecture block diagram ADSP-21000 ADSP-21060 ADSP-21061 ADSP-21061L ADSP-21062 adsp 210xx architecture diagram BMS2 DT214
Contextual Info: a ADSP-2106x SHARC DSP Microcomputer Family ADSP-21061/ADSP-21061L 240-Lead PQFP Package Pin-Compatible with ADSP-21060 4 Mbit and ADSP-21062 (2 Mbit) Flexible Data Formats and 40-Bit Extended Precision 32-Bit Single-Precision and 40-Bit Extended-Precision
|
Original
|
adsp-2106xadsp-21061/adsp-21061l240-leadadsp-21060+12adsp-2106240-bit32-bit80-bitc3244super harvard architecture block diagramadsp-21000adsp-21061adsp-21061ladsp 210xx architecture diagrambms2dt214
|
PDF
|
ADSP-21000
Abstract: ADSP-21020 ADSP-21060 ADSP-21062 ADSP-21062L ADSP-21062CS-160
Contextual Info: a ADSP-2106x SHARC DSP Microcomputer Family ADSP-21062/ADSP-21062L SUMMARY High Performance Signal Processor for Communications, Graphics and Imaging Applications Super Harvard Architecture Four Independent Buses for Dual Data Fetch, Instruction Fetch and Nonintrusive I/O
|
Original
|
adsp-2106xadsp-21062/adsp-21062l32-bit240-lead+1040-bit2cs-160adsp-21062lks-133adsp-21062lks-160adsp-21000adsp-21020adsp-21060adsp-21062adsp-21062ladsp-21062cs-160
|
PDF
|
|
|
SIMULATOR 4...20 mA
Abstract: WR 137 "32-Bit Microprocessors" ADSP-21000 DESIGN AND IMPLEMENTATION 16-BIT BARREL SHIFTER ADSP-21020 ADSP-21060 ADSP-21062 ADSP-21062L ADSP-21062CS-160
Contextual Info: 3/16/99 9 AM a ADSP-2106x SHARC DSP Microcomputer Family ADSP-21062/ADSP-21062L SUMMARY High Performance Signal Processor for Communications, Graphics and Imaging Applications Super Harvard Architecture Four Independent Buses for Dual Data Fetch, Instruction Fetch and Nonintrusive I/O
|
Original
|
adsp-2106xadsp-21062/adsp-21062l32-bit240-lead+15225-ball40-bit32tedadsp-21062ks-133adsp-21062ks-160simulator 4...20 mawr 13732-bit microprocessorsadsp-21000design and implementation 16-bit barrel shifteradsp-21020adsp-21060adsp-21062adsp-21062ladsp-21062cs-160
|
PDF
|
234 N02
Abstract: 74 HTC 00 74 HTC 08 SIMULATOR 4...20 mA adsp 210xx architecture diagram TRW a-20 ADSP-21000 ADSP-21060 ADSP-21061 ADSP-21061L
Contextual Info: a ADSP-2106x SHARC DSP Microcomputer Family ADSP-21061/ADSP-21061L Pin-Compatible with ADSP-21060 4 Mbit and ADSP-21062 (2 Mbit) Flexible Data Formats and 40-Bit Extended Precision 32-Bit Single-Precision and 40-Bit Extended-Precision IEEE Floating-Point Data Formats
|
Original
|
adsp-2106xadsp-21061/adsp-21061ladsp-21060adsp-21062+1240-bit32-bit80-bit234 n0274 htc 0074 htc 08simulator 4...20 maadsp 210xx architecture diagramtrw a-20adsp-21000adsp-21061adsp-21061l
|
PDF
|
SRPB
Abstract: ADSP-21061KS-133 adsp 210xx architecture ADSP-21000 ADSP-21060 ADSP-21061 ADSP-21061L ADSP-21062 ADSP21061KS133 adsp 210xx architecture diagram
Contextual Info: a ADSP-2106x SHARC DSP Microcomputer Family ADSP-21061/ADSP-21061L Pin-Compatible with ADSP-21060 4 Mbit and ADSP-21062 (2 Mbit) Flexible Data Formats and 40-Bit Extended Precision 32-Bit Single-Precision and 40-Bit Extended-Precision IEEE Floating-Point Data Formats
|
Original
|
adsp-2106xadsp-21061/adsp-21061ladsp-21060adsp-21062+1140-bit32-bit80-bitsrpbadsp-21061ks-133adsp 210xx architectureadsp-21000adsp-21061adsp-21061ladsp21061ks133adsp 210xx architecture diagram
|
PDF
|
2C3439HV
Abstract: 650C
Contextual Info: MOTOROM Order this document by 2CW9HWD SEMICONDUCTOR TECHNICAL DATA o ft. b-. ,.;y.,;~,?. .,.,~, .’, , Ill. ,$tlt , il[ill’ y, 2C3439HV Chip NPN Silicon Srnall+ignal Transistor . designed ~o for highvoltage, higburrent appliostions in switching and amplifier service.
|
Original
|
2c3439hv1phx241011-2650c |
PDF
|
|
Contextual Info: a Commercial Grade SHARC Family DSP Microcomputer ADSP-21061/ADSP-21061L SUMMARY High performance signal processor for communications, graphics, and imaging applications Super Harvard Architecture Four independent buses for dual data fetch, instruction fetch, and nonintrusive I/O
|
Original
|
adsp-21061/adsp-21061l32-bit240-lead225-ball |
PDF
|
ADSP 21 XXX Sharc processor
Contextual Info: a Commercial Grade SHARC DSP Microcomputer ADSP-21061/ADSP-21061L SUMMARY High performance signal processor for communications, graphics, and imaging applications Super Harvard Architecture Four independent buses for dual data fetch, instruction fetch, and nonintrusive I/O
|
Original
|
32-bitadsp-21061/adsp-21061l40-bitsp-240-2+1adsp 21 xxx sharc processor
|
PDF
|
ADSP-20160
Abstract: AD14060 SHARC SHARC 21060 AD14060L ADSP-21060 ADSP-21060 reference manual for registers initial
Contextual Info: a GENERAL DESCRIPTION The AD14060/AD14060L Quad-SHARC is the first in a family of high performance DSP multiprocessor modules. The core of the multiprocessor is the ADSP-21060 DSP microcomputer. The AD14060/AD14060L modules have the highest performance —density and lowest cost—performance ratios of any in
|
Original
|
ad14060/ad14060ladsp-21060c3225308-lead+7qs-308adsp-20160ad14060sharcsharc 21060ad14060ladsp-21060 reference manual for registers initial
|
PDF
|
ADSP-20160
Abstract: ADSP-14060 LA3C BittWare ID101 AD14060
Contextual Info: BACK a GENERAL DESCRIPTION The AD14060/AD14060L Quad-SHARC is the first in a family of high performance DSP multiprocessor modules. The core of the multiprocessor is the ADSP-21060 DSP microcomputer. The AD14060/AD14060L modules have the highest performance —density and lowest cost—performance ratios of any in
|
Original
|
adsp-2106032-bit40-bit308-lead+8qs-308c3225adsp-20160adsp-14060la3cbittwareid101ad14060
|
PDF
|
AD14060
Abstract: ad14060lbf AD14060L ADSP-21060 lA1d ms2107 ADSP-20160 22760a
Contextual Info: Quad-SHARC DSP Multiprocessor Family AD14060/AD14060L CS TIMEXP LINK 1 LINK 3 LINK 4 IRQ2–0 FLAG2, 0 CPA SPORT 1 SPORT 0 TCK, TMS, TRST FLAG1 FLAG3 TDO LINK 0 LINK 2 LINK 5 TDI SHARC_B EBOOT, LBOOT, BMS EMU CLKIN RESET SPORT 0 TCK, TMS, TRST FLAG1 FLAG3
|
Original
|
ad14060/ad14060laddr31data47308-lead+12qs-308ad14060bf-4ad14060lbf-4c00667ad14060ad14060lbfad14060ladsp-21060la1dms2107adsp-2016022760a
|
PDF
|
|
Contextual Info: Quad-SHARC DSP Multiprocessor Family AD14060/AD14060L PERFORMANCE FEATURES CS TIMEXP LINK 1 LINK 3 LINK 4 IRQ2–0 FLAG2, 0 CPA SPORT 1 SPORT 0 TCK, TMS, TRST FLAG1 FLAG3 TDO LINK 0 LINK 2 LINK 5 TDI SHARC_B EBOOT, LBOOT, BMS EMU CLKIN RESET SPORT 0 TCK, TMS, TRST
|
Original
|
ad14060/ad14060laddr31data47308-lead+4qs-308ad14060bf-4ad14060lbf-4c00667
|
PDF
|