Part Number
    Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    MATLAB 1999 Search Results

    MATLAB 1999 Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    Speech Signal Processing matlab

    Abstract: TMS320C31 DSK adc matlab code matlab gui matlab Architecture of TMS320C4X FLOATING POINT PROCESSOR lter matlab 1999 IEEE PROGRAMS OR ENGINEERING STUDENT WITH CODE abstract on innovative ece topics
    Contextual Info: Texas Instruments DSPS Fest Houston, TX, August 4–6, 1999 Making DSP Fun for Students Using Matlab and the C31 DSK Cameron H. G. Wright Department of Electrical Engineering, U.S. Air Force Academy, USAFA, CO 80840 Thad B. Welch and Michael G. Morrow Department of Electrical Engineering, U.S. Naval Academy, Annapolis, MD 21402


    Original
    speech signal processing matlabtms320c31 dskadc matlab codematlab gui+6matlabarchitecture of tms320c4x floating point processorltermatlab 1999ieee programs or engineering student with codeabstract on innovative ece topics PDF

    sharc iir filter

    Abstract: IIR Filter in c implementing IIR digital filters matlab iir filter applications sharc iir filter matlab ADSP21000 ADSP-21000 sharc iir matlab
    Contextual Info: Engineer to Engineer Note EE-83 Technical Notes on using Analog Devices’ DSP components and development tools Phone: 800 ANALOG-D, FAX: (781) 461-3010, EMAIL: dsp.support@analog.com, FTP: ftp.analog.com, WEB: www.analog.com/dsp Copyright 1999, Analog Devices, Inc. All rights reserved. Analog Devices assumes no responsibility for customer product design or the use or


    Original
    ee-83sharc iir filteriir filter in cimplementing iir digital filters matlab+5iir filter applicationssharc iir filter matlabadsp21000adsp-21000sharc iir matlab PDF

    digital FIR Filter verilog code

    Abstract: FIR Filter verilog code digital FIR Filter verilog HDL code digital FIR Filter with verilog HDL code FIR filter matlaB simulink design verilog code for parallel fir filter code fir filter in verilog verilog code for fir filter FIR filter matlaB design digital FIR Filter VHDL code
    Contextual Info: FIR Compiler MegaCore Function Solution Brief 41 June 1999, ver. 1 Target Applications: Cellular base stations, spread-spectrum communications, set-top boxes, and several other digital signal processing DSP applications Family: APEXTM 20K, FLEX 10K, FLEX 8000,


    Original
    digital fir filter verilog codefir filter verilog codedigital fir filter verilog hdl codedigital fir filter with verilog hdl code+6fir filter matlab simulink designverilog code for parallel fir filtercode fir filter in verilogverilog code for fir filterfir filter matlab designdigital fir filter vhdl code PDF

    digital FIR Filter verilog code

    Abstract: verilog code for interpolation filter FIR FILTER implementation in c language FIR Filter matlab verilog code for fir filter FIR filter matlaB design digital FIR Filter VHDL code verilog code for fixed point adder verilog code for linear interpolation filter 16 QAM modulation verilog code
    Contextual Info: FIR Compiler MegaCore Function User Guide September 1999 FIR Compiler MegaCore Function User Guide, September 1999 A-UG-FIRCOMPILER-01.10 ACCESS, Altera, AMPP, APEX, APEX 20K, Atlas, FLEX, FLEX 10K, FLEX 10KA, FLEX 10KE, FLEX 6000, FLEX 6000A, MAX, MAX+PLUS, MAX+PLUS II,


    Original
    -ug-fircompiler-01digital fir filter verilog codeverilog code for interpolation filterfir filter implementation in c language+7fir filter matlabverilog code for fir filterfir filter matlab designdigital fir filter vhdl codeverilog code for fixed point adderverilog code for linear interpolation filter16 qam modulation verilog code PDF

    matlab

    Abstract: simulink PLD-10 matlab simulink
    Contextual Info: FIR コンパイラ MegaCoreファンクション Solution Brief 41 June 1999, Ver.1. 01/J ターゲット・アプリケーション: 携帯電話基地局スペクトラム 拡散通信、セット・トップ・ボッ クス、その他のディジタル信号


    Original
    pld100-sb-041-01/j20kflexflex8000flex+66000flex10kflexmatlabsimulinkpld-10matlab simulink PDF

    qpsk simulink matlab

    Abstract: polyphase interpolator design in verilog 16 bit array multiplier VERILOG qam by simulink matlab FIR filter matlaB simulink design qpsk by simulink matlab QAM matlab FIR Filter matlab simulink model polyphase FIR filter interpolation matlaB simulink design
    Contextual Info: FIR Compiler MegaCore Function ユーザガイド 1999 年 9 月 FIR Compiler MegaCore Function ユーザガイド , September 1999 A-UG-FIRCOMPILER-01.10 ACCESS, Altera, AMPP, APEX, APEX 20K, Atlas, FLEX, FLEX 10K, FLEX 10KA, FLEX 10KE, FLEX 6000, FLEX 6000A, MAX,


    Original
    -ug-fircompiler-01qpsk simulink matlabpolyphase interpolator design in verilog16 bit array multiplier verilog+7qam by simulink matlabfir filter matlab simulink designqpsk by simulink matlabqam matlabfir filter matlabsimulink modelpolyphase fir filter interpolation matlab simulink design PDF

    circuit diagram of pid controller

    Abstract: PID controller program code for assembly language dc motor control with assembly language program for speed control of dc PID motor speed control dc motor circuit diagram of pid controller assembly language program code dc motor control with PID control rc servo TMS320C31 DSK TMS320C31 DSK with dc motor
    Contextual Info: PID Controller Using the TMS320C31 DSK for Real-Time DC Motor Speed and Position Control Jianxin Tang Division of Electrical Engineering Alfred University Alfred, NY 14802 Email: ftang@bigvax.alfred.edu ABSTRACT This paper addresses real-time DC motor speed and position control


    Original
    tms320c310000e99996e00004e+12162ch3872hcircuit diagram of pid controllerpid controllerprogram code for assembly language dc motor control withassembly language program for speed control of dcpid motor speed controldc motor circuit diagram of pid controllerassembly language program code dc motor control withpid control rc servotms320c31 dsktms320c31 dsk with dc motor PDF

    adc matlab code

    Abstract: HP778D polyfit Filter Noise matlab ZFL25000VH adaptive filter matlab predistortion matlab code STQ-2016 on off control matlab source code ISL5217
    Contextual Info: Adaptive Predistortion Using the ISL5239 Application Note September 2002 Introduction AN1028 It is important to note that while a basic algorithm is provided as an example, users are free to add enhancements and develop their own algorithms. This allows users to


    Original
    isl5239an1028adc matlab codehp778d+8polyfitfilter noise matlabzfl25000vhadaptive filter matlabpredistortion matlab codestq-2016on off control matlab source codeisl5217 PDF

    E4402B

    Abstract: on off control matlab source code hp778d Filter Noise matlab adc matlab code AN1028 HP8648C ISL5217 ISL5239 ISL5929
    Contextual Info: Adaptive Predistortion Using the ISL5239 Application Note September 2002 Introduction AN1028 It is important to note that while a basic algorithm is provided as an example, users are free to add enhancements and develop their own algorithms. This allows users to


    Original
    isl5239an1028e4402bon off control matlab source code+6hp778dfilter noise matlabadc matlab codehp8648cisl5217isl5929 PDF

    on off control matlab source code

    Abstract: CLC-CAPT-PCASM DRCS matlab code for FFT 32 point HP8656 8644B ADC5958 CLC5956 CLC5956PCASM CLC5958
    Contextual Info: N CLC-CAPT-PCASM Data Capture Board User’s Guide Section I. Introduction Table of Contents The CLC3790093 Data Capture Board enables simple evaluation of National Semiconductor’s High Speed Analog to Digital Converters ADCs and the Diversity Receiver Chip Set (DRCS). The


    Original
    clc3790093on off control matlab source codeclc-capt-pcasmdrcs+7matlab code for fft 32 pointhp86568644badc5958clc5956clc5956pcasmclc5958 PDF

    16 point FFT radix-4 VHDL

    Abstract: diF fft algorithm VHDL fft algorithm verilog DFT 16 point VHDL system generator fft Schematic ifft XCV300 fft dft MATLAB gold sequence generator verilog radix 2 fft
    Contextual Info: 16-Point Complex FFT/IFFT V1.0.3 December 17, 1999 Product Specification R Xilinx Inc. 2100 Logic Drive San Jose, CA 95124 Phone: +1 408-559-7778 Fax: +1 408-559-7114 URL: www.xilinx.com/support/techsup/appinfo www.xilinx.com/ipcenter Features • • •


    Original
    16-point16-bit16 point fft radix-4 vhdldif fft algorithm vhdl+8fft algorithm verilogdft 16 point vhdlsystem generator fftschematic ifftxcv300fft dft matlabgold sequence generatorverilog radix 2 fft PDF

    matlab TMS320 communications

    Abstract: simulink G.728 matlab hager purcell SIPRO SPI515 Delco g.711 simulation G.728 simulation matlab DELPHI E G S
    Contextual Info: eXpressDSP_Standard_Revision_AB.qxd T H E 9/7/1999 W 1:15 AM O R L D L Page 1 E A D E R I N D S P A N D A N A L O G THE eXpressDSP Standard www.ti.com/sc/expressdsp September 20, 1999 More than 40 TI Third-Party Network members endorse new eXpressDSP Real-Time Software Technology


    Original
    40-plussprm001matlab tms320 communicationssimulink g.728 matlab+8hagerpurcellsiprospi515delcog.711 simulationg.728 simulation matlabdelphi e g s PDF

    PCF7991AT

    Abstract: pcf7991 PCF79735 AN99021 transponders pcf7991at PCF7930 HITAG2 protocol PCF7930XP pcf79xx pcf79*5
    Contextual Info: APPLICATION NOTE Equivalent Circuit Simulation for Inductively Coupled Transponders AN99021 Philips Semiconductors Equivalent Circuit Simulation for Inductively Coupled Transponders Application Note AN99021 Abstract The Philips product family PCF79xx offers devices for contact- and battery less identification applications, based


    Original
    an99021pcf79xxpcf7991atpcf7991+6pcf79735transponders pcf7991atpcf7930hitag2 protocolpcf7930xppcf79*5 PDF

    GOERTZEL ALGORITHM VHDL

    Abstract: GOERTZEL ALGORITHM verilog GOERTZEL ALGORITHM in vhdl Sliding goertzel algorithm sliding goertzel digital IIR Filter verilog IIR FILTER implementation in c language iir filter applications implementation of fixed point IIR Filter implementing FIR and IIR digital filters
    Contextual Info: IIR Compiler MegaCore Function February 2001 User Guide Version 1.0.1 101 Innovation Drive San Jose, CA 95134 408 544-7000 http://www.altera.com A-UG-IIRCOMPILER-1.0.1 IIR CompilerMegaCore Function User Guide Altera, APEX, APEX 20K, ByteBlasterMV, MegaCore, OpenCore, and Quartus are trademarks and/or service marks of Altera


    Original
    goertzel algorithm vhdlgoertzel algorithm veriloggoertzel algorithm in vhdlsliding goertzel algorithm+6sliding goertzeldigital iir filter verilogiir filter implementation in c languageiir filter applicationsimplementation of fixed point iir filterimplementing fir and iir digital filters PDF

    FSK modulate by matlab book

    Abstract: adpll.mdl quadrature amplitude modulation a simulink model QAM verilog simulink 16QAM 16 QAM modulation matlab pulse amplitude modulation using 555 vhdl program for cordic cosine and sine CORDIC QAM modulation receiver QAM schematic diagram
    Contextual Info: NCO Compiler MegaCore Function User Guide April 2000 NCO Compiler MegaCore Function User Guide, April 2000 A-UG-NCOCOMPILER-01 ACCESS, Altera, AMPP, APEX, APEX 20K, Atlas, FLEX, FLEX 10K, FLEX 10KA, FLEX 10KE, FLEX 6000, FLEX 6000A, MAX, MAX+PLUS, MAX+PLUS II, MegaCore, MultiCore, MultiVolt, NativeLink, OpenCore, Quartus, System-on-a-Programmable-Chip, and specific device designations


    Original
    -ug-ncocompiler-01fsk modulate by matlab bookadpll.mdlquadrature amplitude modulation a simulink model+7qam verilogsimulink 16qam16 qam modulation matlabpulse amplitude modulation using 555vhdl program for cordic cosine and sinecordic qam modulationreceiver qam schematic diagram PDF

    verilog code for twiddle factor ROM

    Abstract: matlab code for radix-4 fft vhdl code for radix-4 fft vhdl code for FFT 32 point vhdl code for 16 point radix 2 FFT verilog code for radix-4 complex fast fourier transform verilog for Twiddle factor verilog code for twiddle factor radix 2 butterfly verilog code for FFT 32 point verilog code for 64 point fft
    Contextual Info: FFT MegaCore Function March 2001 User Guide Version 1.02 101 Innovation Drive San Jose, CA 95134 408 544-7000 http://www.altera.com A-UG-FFT-1.02 FFT MegaCore Function User Guide Altera, ACEX, APEX, APEX 20K, FLEX, FLEX 10KE, MAX+PLUS II, MegaCore, MegaWizard, OpenCore, and Quartus are


    Original
    verilog code for twiddle factor rommatlab code for radix-4 fftvhdl code for radix-4 fftvhdl code for fft 32 point+6vhdl code for 16 point radix 2 fftverilog code for radix-4 complex fast fourier transformverilog for twiddle factorverilog code for twiddle factor radix 2 butterflyverilog code for fft 32 pointverilog code for 64 point fft PDF

    Contextual Info: Portable Test Equipment Programming Manual Synthesized Signal Generators Important Notice This guide is owned by Mini-Circuits and is protected by copyright, trademark and other intellectual property laws. The information in this guide is provided by Mini-Circuits as an accommodation to our customers and


    Original
    29-apr-15 PDF

    color space converter vhdl rgb ycbcr

    Abstract: EPF6016ATC100-1 rgb yuv vhdl color space converter verilog EPF10K30ETC144-1 EP1K10TC100-1 verilog image processing filtering rgb yuv Verilog EDA tool EPF6016ATC100 pin
    Contextual Info: Color Space Converter MegaCore Function User Guide April 2001 Core Version 2.0.0 101 Innovation Drive San Jose, CA 95134 408 544-7000 http://www.altera.com A-UG-CSCONVERTER-1.0 Color Space Converter MegaCore Function User Guide Altera, ACEX, APEX, APEX 20K, APEX 20KE, FLEX, FLEX 10KE, MAX+PLUS II, MegaCore, MegaWizard, OpenCore, and


    Original
    1-878707-23-xcolor space converter vhdl rgb ycbcrepf6016atc100-1rgb yuv vhdl+7color space converter verilogepf10k30etc144-1ep1k10tc100-1verilog image processing filteringrgb yuv verilogeda toolepf6016atc100 pin PDF

    200E

    Abstract: EP20K1500E EP20K200E EPC16 UART using VHDL rs232 driver VHDL rs232 driver altera board
    Contextual Info: APEX DSP Development Kit Getting Started User Guide November 2001 101 Innovation Drive San Jose, CA 95134 408 544-7000 http://www.altera.com A-UG-APEXDSPKIT-1.1 P25-06920-01 APEX DSP Development Kit Getting Started User Guide Copyright Copyright  2001 Altera Corporation. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all


    Original
    p25-06920-01200eep20k1500eep20k200e+4epc16uart using vhdl rs232 drivervhdl rs232 driveraltera board PDF

    077-DC

    Abstract: 078-AB
    Contextual Info: REVAL*2.0 1MRK 511 053-BEN Page 1 Issued June 1999 Changed since July 1998 Data subject change without notice 98000091 Disturbance recording visualisation and evaluation tool Features Application • Utilizes standard PC with MS Windows , ver. 3.1, 95 or NT.


    Original
    053-ben077-dc078-abse-721 PDF

    Contextual Info: Agilent E1432A, E1433B, E1434A VXI Digitizers/Source Product Overview A high-performance system architecture for demanding mechanical, acoustic and electrical data acquisition applications. ● Agilent E1432A 16-channel 51.2 kSa/sec/chan Digitzer plus DSP


    Original
    e1432ae1433be1434a16-channel PDF

    BPSK modulation VHDL CODE

    Abstract: vhdl code for bpsk modulation 16 bit qpsk VHDL CODE hardware implementation of bpsk bpsk simulink matlab QPSK using xilinx qpsk simulink matlab system generator matlab ise qpsk modulation VHDL CODE Signal-to-noise ratio matlab
    Contextual Info: Additive White Gaussian Noise AWGN Core v1.0 DS210 October 30, 2002 Product Specification Features LogiCORE Facts • Designed for Virtex™-II and Virtex-II Pro™ using structural VHDL • Probability density function (PDF) deviates less than 0.2 percent from the Gaussian PDF for |x| < 4.8σ and is


    Original
    ds210bpsk modulation vhdl codevhdl code for bpsk modulation16 bit qpsk vhdl code+7hardware implementation of bpskbpsk simulink matlabqpsk using xilinxqpsk simulink matlabsystem generator matlab iseqpsk modulation vhdl codesignal-to-noise ratio matlab PDF

    ALU of 4 bit adder and subtractor

    Abstract: FIR filter matlaB simulink design TMS320C6414 IIR FILTER implementation in c language OFDM DSP Builder
    Contextual Info: White Paper Using PLDs for High-Performance DSP Applications Introduction Design engineers face the challenge of designing increasingly high performance communications systems in less time with fewer resources. Additionally, these designers must consider rapidly emerging/changing technologies. The wide


    Original
    alu of 4 bit adder and subtractorfir filter matlab simulink designtms320c6414iir filter implementation in c language+1ofdm dsp builder PDF

    sinusoidal encoder

    Abstract: SRS50 stegmann sinusoidal "signals generation" stegmann SRS50 encoder PWM simulation matlab optical quadrature encoder 32bit encoders stegmann SRS50 fixed point implementation matlab
    Contextual Info: EXTRACTION OF HIGH RESOLUTION POSITION INFORMATION FROM SINUSOIDAL ENCODERS J. Burke, J. F. Moynihan, K. Unterkofler Abstract - Precision motion control in industrial automation systems is placing increasing demands on the position feedback mechanisms used in the


    Original
    srs50admc401ad2s81a/ad2s82asinusoidal encoder+8srs50 stegmannsinusoidal "signals generationstegmannsrs50 encoderpwm simulation matlaboptical quadrature encoder 32bitencoders stegmannfixed point implementation matlab PDF