M13L32321A Search Results
M13L32321A Datasheets Context Search
Catalog Datasheet | Type | Document Tags | |
---|---|---|---|
Contextual Info: ESMT M13L32321A 2G DDR SDRAM 512K x 32 Bit x 2 Banks Double Data Rate SDRAM Features z Double-data-rate architecture, two data transfers per clock cycle z Bi-directional data strobe (DQS) z Differential clock inputs (CLK and CLK ) z DLL aligns DQ and DQS transition with CLK transition |
Original |
M13L32321A |