EP2C5
Abstract: F256 LVDS11P LVDS20P a5201
Contextual Info: Pin Information for the Cyclone II EP2C5 Device Version 1.9 Note 1 , (2) Bank Number VREFB Group Pin Name / Function Optional Function(s) Configuration T144 Q208 F256 DQS for x8/x9 in Function T144 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1
|
Original
|
|
PDF
|
EP2C20
Abstract: DDR2 pin out EP2C15A F256 EP2C20A
Contextual Info: Cyclone II EP2C15A, EP2C20 & EP2C20A Device Pin-Out PT-EP2C20-2.1 2008 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are
|
Original
|
EP2C15A,
EP2C20
EP2C20A
PT-EP2C20-2
x16/x18
EP2C15A
EP2C20
DDR2 pin out
F256
|
PDF
|
EP2C20
Abstract: EP2C15A F256 LVDS48
Contextual Info: Pin Information for the Cyclone II EP2C15A, EP2C20 & EP2C20A Devices Version 1.8 Note 1 , (2) Bank Number VREFB Group Pin Name / Function B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 VREFB2N0 VREFB2N0 VREFB2N0 VREFB2N0 VREFB2N0 VREFB2N0
|
Original
|
EP2C15A,
EP2C20
EP2C20A
x16/x18
EP2C15A
EP2C20
F256
LVDS48
|
PDF
|
diode B4 discription
Abstract: DDR2 pin out F256
Contextual Info: Cyclone II EP2C8 & EP2C8A Device Pin-Out PT-EP2C8-1.9 2008 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or
|
Original
|
|
PDF
|
lvds125
Abstract: F324 F400
Contextual Info: Pin Information for the Cyclone EP1C4 Device Version 1.3 Bank Number VREFB Group Pin Name / Function B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 VREF0B1 VREF0B1 VREF0B1
|
Original
|
|
PDF
|
IEEE-1596
Abstract: E5430 R161 022 BAV99ZXCT LC1210 AD9734 AD9735 AD9736 AVDD33 esd p3
Contextual Info: 10-/12-/14-Bit, 1200 MSPS DACS AD9734/AD9735/AD9736 FEATURES FUNCTIONAL BLOCK DIAGRAM RESET A reduced-specification LVDS interface is utilized to achieve the high sample rate. The output current can be programmed over a range of 8.66 mA to 31.66 mA. The AD973x family is
|
Original
|
10-/12-/14-Bit,
AD9734/AD9735/AD9736
AD973x
160-lead
10-BIT
BC-160-1
IEEE-1596
E5430
R161 022
BAV99ZXCT
LC1210
AD9734
AD9735
AD9736
AVDD33
esd p3
|
PDF
|
ep2c20
Abstract: EP2C15A F256
Contextual Info: Pin Information for the Cyclone II EP2C15A, EP2C20 & EP2C20A Devices Version 2.0 Notes 1 , (2) Bank Number VREFB Group Pin Name / Function B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 VREFB2N0 VREFB2N0 VREFB2N0 VREFB2N0 VREFB2N0 VREFB2N0
|
Original
|
EP2C15A,
EP2C20
EP2C20A
x16/x18
EP2C15A
ep2c20
F256
|
PDF
|
EP1C6
Abstract: F256 LVDS40P LVDS37P LVDS43N t144 EP1C6T144 pins
Contextual Info: Pin Information for the Cyclone EP1C6 Device Final version 1.2 Bank Number B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 VREF Bank VREF0B1 VREF0B1 VREF0B1 VREF0B1 VREF0B1 VREF0B1 VREF0B1 VREF0B1 VREF0B1
|
Original
|
LVDS14p
LVDS14n
LVDS13p
LVDS13n
LVDS12p
LVDS12n
EP1C6
F256
LVDS40P
LVDS37P
LVDS43N
t144
EP1C6T144 pins
|
PDF
|
EP1C12
Abstract: F256 F324
Contextual Info: Pin Information for the Cyclone EP1C12 Device Final version 1.2 Bank Number B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 VREF Bank VREF0B1 VREF0B1 VREF0B1 VREF0B1 VREF0B1 VREF0B1 VREF0B1 VREF0B1
|
Original
|
EP1C12
LVDS23p
LVDS23n
LVDS22p
LVDS22n
LVDS21p
LVDS21n
F256
F324
|
PDF
|
EP1C12 pin diagram
Abstract: F324 LVDS73P EP1C12 F256 PT-EP1C12-1 LVDS92p LVDS86
Contextual Info: Pin Information for the Cyclone EP1C12 Device Version 1.4 Bank Number VREF Bank Pin Name/Function Optional Function s Configuration Function Q240 F256 F324 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1
|
Original
|
EP1C12
LVDS23p
LVDS23n
LVDS22p
LVDS22n
PT-EP1C12-1
EP1C12 pin diagram
F324
LVDS73P
F256
LVDS92p
LVDS86
|
PDF
|
|
Contextual Info: 10-/12-/14-Bit, 1200 MSPS DACS AD9734/AD9735/AD9736 FUNCTIONAL BLOCK DIAGRAM FEATURES RESET A reduced-specification LVDS interface is utilized to achieve the high sample rate. The output current can be programmed over a range of 8.66 mA to 31.66 mA. The AD973x family is
|
Original
|
10-/12-/14-Bit,
AD9734/AD9735/AD9736
AD973x
160-lead
10-BIT
BC-160-1
|
PDF
|
EP2C35
Abstract: LVDS93 LVDS179
Contextual Info: Cyclone II EP2C35 Device Pin-Out PT-EP2C35-1.9 2008 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or
|
Original
|
EP2C35
PT-EP2C35-1
LVDS93
LVDS179
|
PDF
|
LVDS60p
Abstract: F256 ASDO EP1C6T144 LVDS36p
Contextual Info: Pin Information for the Cyclone EP1C6 Device Version 1.5 Bank Number VREF Bank Pin Name/Function Optional Function s Configuration Function T144 Q240 F256 DQS for x8 in the T144 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1
|
Original
|
LVDS14p
LVDS14n
LVDS13p
LVDS13n
LVDS60p
F256
ASDO
EP1C6T144
LVDS36p
|
PDF
|
p14 115
Abstract: 200-a5 F256 B3207 Cyclone II FPGA EP2C8
Contextual Info: Pin Information for the Cyclone II EP2C8 & EP2C8A Devices Version 1.8 Notes 1 , (2) Bank Number VREFB Group Pin Name / Function Optional Function(s) Configuration T144 Q208 F256 DQS for x8/x9 in Function T144 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1
|
Original
|
|
PDF
|
|
|
mark 3t1
Abstract: lvds228 PT-EP2C70-1 Cyclone II EP2C70
Contextual Info: Cyclone II EP2C70 Device Pin-Out PT-EP2C70-1.7 2008 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or
|
Original
|
EP2C70
PT-EP2C70-1
mark 3t1
lvds228
Cyclone II EP2C70
|
PDF
|
AT91CAP7A-STK
Abstract: K9F2G08U0A DB17 connector male pinout MT48LC16m16a MTF-TQ28NP741-LB EP2C8F256 AT91CAP7A STK power amplifier Dc 12v 2.8 TFT AT91CAP7S450A
Contextual Info: AT91CAP7A Starter Kit . User Guide 8559A–CAP–09/08 Table of Contents Section 1 Introduction. 1-1
|
Original
|
AT91CAP7A
AT91CAP7A-STK
K9F2G08U0A
DB17 connector male pinout
MT48LC16m16a
MTF-TQ28NP741-LB
EP2C8F256
STK power amplifier Dc 12v
2.8 TFT
AT91CAP7S450A
|
PDF
|
RC06 series
Abstract: 3315 HALL bc 339 CC0603 OV J 0.250 X 0.125 T 22 WHT LC1210 micro sd spi mode motorola semiconductor chips data book 1976 AD9734 AD9735
Contextual Info: 10-, 12-, 14-Bit, 1200 MSPS DACS AD9734/AD9735/AD9736 FEATURES FUNCTIONAL BLOCK DIAGRAM RESET DACCLK– DACCLK+ IRQ S1 S2 S3 DATACLK_OUT+ DATACLK_OUT– C1 CONTROLLER SPI C2 C3 LVDS DRIVER SDI SDO CSB SCLK C3 CLOCK DISTRIBUTION DATACLK_IN+ DATACLK_IN– DB[13:0]+
|
Original
|
14-Bit,
AD9734/AD9735/AD9736
10-BIT
AD9736:
160-Lead
RC06 series
3315 HALL
bc 339
CC0603 OV
J 0.250 X 0.125 T 22 WHT
LC1210
micro sd spi mode
motorola semiconductor chips data book 1976
AD9734
AD9735
|
PDF
|
p14 115
Abstract: F256 p14115 EP2C8
Contextual Info: Pin Information for the Cyclone II EP2C8 & EP2C8A Devices Version 1.6 Note 1 , (2) Bank Number VREFB Group Pin Name / Function Optional Function(s) Configuration T144 Q208 F256 DQS for x8/x9 in Function T144 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1
|
Original
|
|
PDF
|
EP1C3T144
Abstract: LVDS-30P EP1C3T EP1C3T100 PT-EP1CT144-1 LVDS10N LVDS31P
Contextual Info: Pin Information for the Cyclone EP1C3T144 Device Version 1.4 Bank Number VREFB Group Pin Name / Function Optional Function s Configuration T144 Function DQS for x8 in the T144 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 VREF0B1 VREF0B1 VREF0B1 VREF0B1 VREF0B1
|
Original
|
EP1C3T144
PT-EP1CT144-1
PT-EP1C3T144-1
LVDS-30P
EP1C3T
EP1C3T100
LVDS10N
LVDS31P
|
PDF
|
ep2c70f896
Abstract: DDR2 pin out F256 LVDS20P Cyclone II EP2C5 EP2C5
Contextual Info: Cyclone II EP2C5 Device Pin-Out PT-EP2C5-2.0 2008 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or
|
Original
|
|
PDF
|
EP1C3T144
Abstract: EP1C3T100
Contextual Info: Pin Information for the Cyclone EP1C3T144 Device Final version 1.2 Bank Number B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 B1 Copyright 2003 Altera Corp. VREF Bank VREF0B1 VREF0B1 VREF0B1 VREF0B1 VREF0B1
|
Original
|
EP1C3T144
EP1C3T100
|
PDF
|
LM1117-1.2
Abstract: BOX Header 2X20M EP2S35 7segment 2X20M BC59 IOB33 EP2C20 MAX232 G4 m3128
Contextual Info: 5 4 3 2 1 Altera Cyclone II FPGA Starter Board D SCHEMATIC TOP AUDIO DISPLAY EP2C20 INPUT MEMORY POWER BLASTER CONTENT PAGE COVER PAGE , TOP WM8731 VGA , 7SEGMENT ,LED EP2C20 BANK1.BANK8 , POWER , CONFIG CLOCK , PS2 , RS232 , KEY , SWITCH , CONNECT SRAM , DRAM , FLASH , SD CARD
|
Original
|
EP2C20
WM8731
EP2C20
RS232
24MHZ
LM1117-1.2
BOX Header 2X20M
EP2S35
7segment
2X20M
BC59
IOB33
MAX232 G4
m3128
|
PDF
|
BGA and QFP Altera Package mounting
Abstract: diode zener ph c5v1 527 MOSFET TRANSISTOR motorola PH C5V1 lt1085 linear SOIC Package 8-Pin Surface Mount 601 "Fast Cycle RAM" mounting pad dimentions PQFP motorola smd transistor code 621 BGA OUTLINE DRAWING
Contextual Info: Cyclone Device Handbook, Volume 1 Preliminary Information 101 Innovation Drive San Jose, CA 95134 408 544-7000 http://www.altera.com C5V1-1.0 Copyright 2003 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and
|
Original
|
00-mm
BGA and QFP Altera Package mounting
diode zener ph c5v1
527 MOSFET TRANSISTOR motorola
PH C5V1
lt1085 linear
SOIC Package 8-Pin Surface Mount 601
"Fast Cycle RAM"
mounting pad dimentions PQFP
motorola smd transistor code 621
BGA OUTLINE DRAWING
|
PDF
|
SB5B5
Abstract: EP2C50
Contextual Info: Pin Information for the Cyclone II EP2C50 Device Version 1.5 Note 1 , (2) Bank Number VREFB Group Pin Name / Function B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 B2 VREFB2N0 VREFB2N0 VREFB2N0
|
Original
|
EP2C50
SB5B5
|
PDF
|