LOOKUP TABLE Search Results

IMSG176/8

Contextual Info: TVP3027 VIDEO INTERFACE PALETTE XLAS106-MAY 1995 • Direct Interfacing to Video RAM • Supports Color Depths of 4-, 8-, 16-, 24-, and 32-Blt/Plxel • 64-Bit-Wide Pixel Bus • Supports Overscan For Creation of Custom Screen Borders • Color-Keyed Switching of Direct Color and

Contextual Info: 0 M IF IR IfflM D @ R 9 in te i 82395DX HIGH PERFORMANCE SMART CACHE Optimized Intel386 DX Microprocessor Companion Concurrent Line Buffer Cacheing Multiprocessor Support Integrated 16KB Data RAM Expandable - up to 64KB 4 Way SET Associative with Pseudo

Contextual Info: TRF4900 SINGLEĆCHIP RF TRANSMITTER SLWS092G − JULY 2000 − REVISED FEBRUARY 2005 D Single-Chip RF Transmitter for 868-MHz D D D D D D D D D Typical Output Frequency Resolution of and 915-MHz ISM Bands 850-MHz to 950-MHz Operation FM/FSK Operation for Transmit

UN OP02

Contextual Info: TOSHIBA TMP47C457/857 CM O S 4-BIT M ICRO CO NTRO LLER TMP47C457N,TMP47C857N TMP47C457F, TMP47C857F The 47C457/857 is a high-performance, 4-bit single-chip microcomputer based on the TLCS-470A CMOS series. The 47C457/857 has a build-in large-capacity RAM for repertory dial and a DTMF generator, making it ideal

Contextual Info: ICS1561A Integrated Circuit Systems, Inc. Product Preview Differential Output Video Dot Clock Generator Description Features High Frequency operation for extended video m odes up to 230 M Hz Com patible with Brooktree high perform ance R A M ­ DACs Low Cost - Elim inates need for multiple ECL crystal

communication between cpu and iop

Abstract: 8089 microprocessor architecture
Contextual Info: ^ S Ü G IM M V M8089 8 & 16-BIT HMOS I/O PROCESSOR Military • High Speed DMA Capabilities Including I/O to Memory, Memory to I/O, Memory to Memory, and I/O to I/O ■ 1 Mbyte Addressability ■ MIAPX 86, 68 Compatible: Removes I/O Overhead from CPU in MiAPX 86/11 or

Contextual Info: TVP3026 VIDEO INTERFACE PALETTE X L A S 0 9 8 A - MAY 1995 | • Supports System Resolutions up to 1600 x 1280 at 76-Hz Refresh Rate • Versatile Pixel Bus Interface Supports Little- and Big-Endian Data Formats • Supports Color Depths of 4-, 8-, 16-, 24-,

SN74S260N

Contextual Info: PACKAGE OPTION ADDENDUM www.ti.com 26-Sep-2005 PACKAGING INFORMATION Orderable Device Status 1 Package Type Package Drawing Pins Package Eco Plan (2) Qty Lead/Ball Finish MSL Peak Temp (3) SN54S260J ACTIVE CDIP J 14 1 TBD Call TI SN74S260D ACTIVE SOIC D

lds 7 segment LDS 5161 AK

Abstract: 24C01C-I/led 7 segment LDS 5161 AK 12/led 7 segment LDS 5161 AK 24aa32aft-i/lds 7 segment LDS 5161 AK -20/led 7 segment LDS 5161 AH
Contextual Info: intei i486 MICROPROCESSOR • High Performance Design — Frequent Instructions Execute in One Clock — 25 MHz and 33 MHz Clock Frequencies — 80 and 106 Mbyte/Sec Burst Bus — CHMOS IV Process Technology — Dynamic Bus Sizing for 8-, 16- and 32-Bit Busses

Contextual Info: COMPUTER PERIPHERAL AND SIGNAL PROCESSING COMPONENTS IMP42C455-8 PROGRAMMABLE TRACKING FILTER General Description Features The IMP42C455-8 is a programmable continuous-time filter operating in the 1MHz to 8MHz cutoff frequency range. Its amplitude and phase response may be

Contextual Info: LS120 Data Sheet I-Cube Quad-Port Ethernet Switch Interface Description Features Supports both 10 and 100 Mbit Ethernet, with Half Duplex and Full Duplex modes. Cut-through or Store-and-Forward switching, selectable on a per-port basis. Supports Half Duplex and Full Duplex Flow

Contextual Info: Data sheet acquired from Harris Semiconductor SCHS062B – Revised July 2003 The CD4089B types are supplied in 16-lead hermetic dual-in-line ceramic packages F3A suffix , 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (NSR

Contextual Info: TOSHIBA TMP47C337AN CMOS 4-Bit Microcontroller The 47C 337A is based on the TLCS-47 CMOS series. The 47C 337A has On-screen display circuit OSD to display bar which indicate channel or volume on TV screen, A/D converter (Comparator) input, D/A converter output which is suitable for

CI 4835 b

Contextual Info: SN74AC32ĆEP QUADRUPLE 2ĆINPUT POSITIVEĆOR GATE SCAS720 − OCTOBER 2003 D Controlled Baseline D D D D D 2-V to 6-V VCC Operation D Inputs Accept Voltages to 6 V D Max tpd of 7.5 ns at 5 V − One Assembly/Test Site, One Fabrication Site Extended Temperature Performance of

CD4503BE

Contextual Info: Data sheet acquired from Harris Semiconductor SCHS068C − Revised October 2003 CD4503B is a hex noninverting buffer with 3-state outputs having high sink- and source-current capability. Two disable controls are provided, one of which controls four buffers and the other controls the

SN74S09D

Contextual Info: PACKAGE OPTION ADDENDUM www.ti.com 26-Sep-2005 PACKAGING INFORMATION Orderable Device Status 1 Package Type Package Drawing Pins Package Eco Plan (2) Qty Lead/Ball Finish MSL Peak Temp (3) 80019012A ACTIVE LCCC FK 20 1 TBD Call TI Level-NC-NC-NC 8001901CA

Contextual Info: Data sheet acquired from Harris Semiconductor SCHS016C – Revised September 2003 The CD4001UB types are supplied in 14-lead hermetic dual-in-line ceramic packages F3A suffix , 14-lead dual-in-line plastic packages (E suffix), 14-lead small-outline packages (M, MT, M96, and

Contextual Info: T E X A S I N S T R -[ A S I C / N E M O R Y > 7 D D E | A T b l 7 2 S □ □ 3 S 7 E 0 T T -Hb-13-3-5 PRODUCT PREVIEW TBP38SA165, TBP38SA166, TBP38SA16X 16,384-BIT 2048 WORDS BY 8 BITS STANDARD PROGRAMMABLE READ-ONLY MEMORIES JAN UARY 1985 —REVISED APRIL 1985

CD4018BE application

Contextual Info: Data sheet acquired from Harris Semiconductor SCHS028C − Revised October 2003 The CD4018B types are supplied in 16-lead hermetic dual-in-line ceramic packages F3A suffix , 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96,

SN74LS02P

Abstract: SN74LS02N SN7402
Contextual Info: PACKAGE OPTION ADDENDUM www.ti.com 17-Oct-2005 PACKAGING INFORMATION Orderable Device Status 1 Package Type JM38510/00401BCA ACTIVE CDIP J 14 1 TBD Call TI Level-NC-NC-NC JM38510/00401BDA ACTIVE CFP W 14 1 TBD Call TI Level-NC-NC-NC JM38510/00401BDA ACTIVE

Contextual Info: intei 1.0 Networking Silicon — 82555 Introduction The 82555 is a highly integrated, physical layer interface solution designed for 10 and 100 Mbps Ethernet systems based on the IEEE 10BASE-T and 100BASE-TX specifications. 100BASE-TX is an IEEE 802.3 physical layer specification for use over two pairs of Category 5 unshielded twisted

Contextual Info: TO SH IBA TMP47C660A/860A CMOS 4-BIT MICROCONTROLLER TMP47C660AN,TMP47C860AN TMP47C660AF, TMP47C860AF The 47C660A/860A are high speed and high performance 4-bit single chip micro computers, integrating the 8bit A/D converter based on the TLCS-470 series. PART No.

Contextual Info: in te i INTEL 82555 10/100 Mbps LAN PHYSICAL LAYER INTERFACE • Optimal integration for lower cost solution — Integrated 10/100 Mbps single chip solution. — MQFP100 pin package. — Complete 10/100 Mbps Media Independent Interface Mil compliance with MDI support.

Contextual Info: UC1709, UC2709, UC3709 DUAL HIGH- SPEED FET DRIVER SLUS196B - NOVEMBER 1996 - REVISED MARCH 2004 D D D D D D 1.5 Amp Source/Sink Drive simplified schematic only one driver shown Pin Compatible with 0026 Products 40 ns Rise and Fall into 1000pF Low Quiescent Current