LIP SYNC Search Results
LIP SYNC Result Highlights (5)
| Part | ECAD Model | Manufacturer | Description | Download | Buy |
|---|---|---|---|---|---|
| 54F163/B2A |
|
54F163 - Binary Counter, 4-Bit Synchronous - Dual marked (M38510/34302B2A) |
|
||
| 54F161/BFA |
|
54F161 - Binary Counter, 4-Bit Synchronous - Dual marked (M38510/34301BFA) |
|
||
| 54F161/B2A |
|
54F161 - Binary Counter, 4-Bit Synchronous - Dual marked (M38510/34301B2A) |
|
||
| 54F161/BEA |
|
54F161 - Binary Counter, 4-Bit Synchronous - Dual marked (M38510/34301BEA) |
|
||
| 54LS160A/BEA |
|
54LS160 - DECADE COUNTER, 4-BIT SYNCHRONOUS - Dual marked (M38510/31503BEA) |
|
LIP SYNC Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
74C901
Abstract: 74C902 74C221 74C904 80C97 Multivibrator 4001 74C903 CD40106 PIN OUT 74C17 80c95
|
OCR Scan |
HD-74C173 HD-74C174 HD-74C175 HD-74C192 HD-74C193 HD-74C195 256-Bit HD-74C200 HD-74C221 HD-74C901 74C901 74C902 74C221 74C904 80C97 Multivibrator 4001 74C903 CD40106 PIN OUT 74C17 80c95 | |
|
Contextual Info: Ordering number : EN*A0178 LC75051E CMOS IC Lip-Sync Enabling Audio DSP Overview The LC75051E is a single-chip audio DSP equipped with an Audio interface unit with features such as audio algorithm and lip-sync functions, which are required by audio/video-related products for which higher and higher sound quality |
Original |
A0178 LC75051E LC75051E A0178-8/9 A0178-9/9 | |
dolby sound system circuit diagrams all
Abstract: Dolby prologic II 14X14 LC75051E QFP80 5.1 surround sound dolby circuit diagrams bbe prologic circuit diagram
|
Original |
A0178 LC75051E LC75051E A0178-9/9 dolby sound system circuit diagrams all Dolby prologic II 14X14 QFP80 5.1 surround sound dolby circuit diagrams bbe prologic circuit diagram | |
dolby sound system circuit diagrams all
Abstract: 5.1 surround sound dolby circuits diagrams 5.1 surround sound dolby circuit diagrams sanyo ccb chip 14X14 LC75051E QFP80 bbe prologic circuit diagram
|
Original |
A0178 LC75051E LC75051E A0178-9/9 dolby sound system circuit diagrams all 5.1 surround sound dolby circuits diagrams 5.1 surround sound dolby circuit diagrams sanyo ccb chip 14X14 QFP80 bbe prologic circuit diagram | |
74C192
Abstract: 74C221 74c901 74C902 74c904 80c95 HD-74C175 HD-74C174 ttl buffer 74C174
|
OCR Scan |
HD-74C173 HD-74C174 HD-74C175 HD-74C192 HD-74C193 HD-74C195 256-Bit HD-74C200 HD-74C221 HD-74C901 74C192 74C221 74c901 74C902 74c904 80c95 HD-74C175 HD-74C174 ttl buffer 74C174 | |
flip-flop 74c74
Abstract: 74C192 74C107 74C193 4 bit binary divider 74c173 74C174 74c902 74c83 74C901
|
OCR Scan |
HD-74C173 HD-74C174 HD-74C175 HD-74C192 HD-74C193 HD-74C195 256-Bit HD-74C200 HD-74C221 HD-74C901 flip-flop 74c74 74C192 74C107 74C193 4 bit binary divider 74c173 74C174 74c902 74c83 74C901 | |
TC40H076AP
Abstract: TC40H076P TC40H
|
OCR Scan |
TC40H TC40H076P/F TC40H076AP/AF TC40H076 TC40H076A, TC40H076AP TC40H076P | |
22PINContextual Info: NJU26126 Digital Signal Processor • General Description The NJU26126 is a high performance 24-bit digital signal processor. The NJU26126 provides L/R channel independent 10bands PEQ, Low/High bandwidth independent DRC of FIR filter adoption, Tone Control, Lip sync Audio |
Original |
NJU26126 NJU26126 24-bit 10bands NJU26126VC2 SSOP24-C2, 22PIN | |
|
Contextual Info: NJU26126 Digital Signal Processor General Description The NJU26126 is a high performance 24-bit digital signal processor. The NJU26126 provides L/R channel independent 10bands PEQ, Low/High bandwidth independent DRC of FIR filter adoption, Tone Control, Lip sync Audio |
Original |
NJU26126 NJU26126 24-bit 10bands NJU26126VC2 SSOP24-C2, | |
NJU26126
Abstract: NJU26126 E AUDIO DELAY CIRCUIT DIAGRAM
|
Original |
NJU26126 NJU26126 24-bit 10bands NJU26126VC2 SSOP24-C2, NJU26126 E AUDIO DELAY CIRCUIT DIAGRAM | |
|
Contextual Info: SM5921A 8-channel Lip Sync Delay OVERVIEW The SM5921A is an SDRAM controller LSI for audio applications. It stores 64-fs slot 3-wire serial format audio data input at sampling frequency fs in SDRAM, and can access data at an arbitrary address to add a delay |
Original |
SM5921A SM5921A 64-fs NC0514DE | |
|
Contextual Info: 05 A5 TP TPA5050 www.ti.com SLOS492B – MAY 2006 – REVISED MAY 2007 STEREO DIGITAL AUDIO LIP-SYNC DELAY WITH I2C CONTROL FEATURES APPLICATIONS • • • • • • • • • • • • • • Digital Audio Formats: 16-24-bit I2S, Right-Justified, Left-Justified |
Original |
TPA5050 SLOS492B 16-24-bit 16-pin | |
0x06
Abstract: SLUA271 TAS3103A TAS5122 TAS5504A TPA5050 TPA5050RSAR TPA5050RSARG4 TPA5050RSAT D10D2
|
Original |
TPA5050 SLOS492B 16-24-bit 0x06 SLUA271 TAS3103A TAS5122 TAS5504A TPA5050 TPA5050RSAR TPA5050RSARG4 TPA5050RSAT D10D2 | |
|
Contextual Info: 05 A5 TP TPA5050 www.ti.com SLOS492B – MAY 2006 – REVISED MAY 2007 STEREO DIGITAL AUDIO LIP-SYNC DELAY WITH I2C CONTROL FEATURES APPLICATIONS • • • • • • • • • • • • • • Digital Audio Formats: 16-24-bit I2S, Right-Justified, Left-Justified |
Original |
TPA5050 SLOS492B 16-24-bit 16-pin | |
|
|
|||
|
Contextual Info: SM5921A 8-channel Lip Sync Delay OVERVIEW The SM5921A is an SDRAM controller LSI for audio applications. It stores 64-fs slot 3-wire serial format audio data input at sampling frequency fs in SDRAM, and can access data at an arbitrary address to add a delay |
Original |
SM5921A SM5921A 64-fs Tokyoi104-0032 iC81-3-5541-6501 iC81-3-5541-6510 NC0514DE | |
SM5921A
Abstract: SM5921AF
|
Original |
SM5921A SM5921A 64-fs NC0514CE SM5921AF | |
SM5921A
Abstract: SM5921AF
|
Original |
SM5921A SM5921A 64-fs NC0514DE SM5921AF | |
SLUA271
Abstract: TAS3103A TAS5122 TAS5504A TPA5050 TPA5050RSAR TPA5050RSARG4 TPA5050RSAT
|
Original |
TPA5050 SLOS492A 16-24-bit SLUA271 TAS3103A TAS5122 TAS5504A TPA5050 TPA5050RSAR TPA5050RSARG4 TPA5050RSAT | |
|
Contextual Info: 05 A5 TP TPA5050 www.ti.com SLOS492B – MAY 2006 – REVISED MAY 2007 STEREO DIGITAL AUDIO LIP-SYNC DELAY WITH I2C CONTROL FEATURES APPLICATIONS • • • • • • • • • • • • • • Digital Audio Formats: 16-24-bit I2S, Right-Justified, Left-Justified |
Original |
TPA5050 SLOS492B 16-24-bit 16-pin | |
D10D2Contextual Info: 05 A5 TP TPA5050 www.ti.com SLOS492B – MAY 2006 – REVISED MAY 2007 STEREO DIGITAL AUDIO LIP-SYNC DELAY WITH I2C CONTROL FEATURES APPLICATIONS • • • • • • • • • • • • • • Digital Audio Formats: 16-24-bit I2S, Right-Justified, Left-Justified |
Original |
TPA5050 SLOS492B 16-24-bit 16-pin D10D2 | |
SLUA271
Abstract: TAS3103A TAS5122 TAS5504A TPA5050 TPA5050RSAR TPA5050RSARG4 TPA5050RSAT D10D2
|
Original |
TPA5050 SLOS492B 16-24-bit SLUA271 TAS3103A TAS5122 TAS5504A TPA5050 TPA5050RSAR TPA5050RSARG4 TPA5050RSAT D10D2 | |
D10D2
Abstract: terminal of speaker SLUA271 TAS3103A TAS5122 TAS5504A TPA5050 TPA5050RSAR TPA5050RSARG4 TPA5050RSAT
|
Original |
TPA5050 SLOS492B 16-24-bit D10D2 terminal of speaker SLUA271 TAS3103A TAS5122 TAS5504A TPA5050 TPA5050RSAR TPA5050RSARG4 TPA5050RSAT | |
D10D2Contextual Info: 05 A5 TP TPA5050 www.ti.com SLOS492B – MAY 2006 – REVISED MAY 2007 STEREO DIGITAL AUDIO LIP-SYNC DELAY WITH I2C CONTROL FEATURES APPLICATIONS • • • • • • • • • • • • • • Digital Audio Formats: 16-24-bit I2S, Right-Justified, Left-Justified |
Original |
TPA5050 SLOS492B 16-24-bit 16-pin D10D2 | |
TPA5051RSAR
Abstract: TPA5051RSARG4 TPA5051RSAT SLUA271 TAS3108 TAS5122 TAS5504A TPA5051
|
Original |
TPA5051 SLOS497A 16-24-bit TPA5051RSAR TPA5051RSARG4 TPA5051RSAT SLUA271 TAS3108 TAS5122 TAS5504A TPA5051 | |