LATCH 81C54 Search Results

SAB 8051 p

Abstract: pin diagram of ic 8088 81c54 latch 81c54 8086 logic diagram dip-16-1 P-DIP-16-1 tla-4060
Contextual Info: SAE 81C54 CMOS RAM Preliminary DataACMOS IC Features ● ● ● ● ● ● ● ● ● ● 512 x 8 bit-organization Multiplexed address and data bus Tristate address and data lines On-chip address register Very low current consumption: 1 µA at 5.5 V during standby

Contextual Info: bGE D I 3535t.0S G05Q773 453 « S I E G SIEMENS SIEMENS AKTIENGESELLSCHA.F "p-4 Lc"3 3 " 1'3SAE 81C54 C M O S RAM ACMOS 1C Preliminary Data Features • 512 x 8 bit-organization • Multiplexed address and data bus • Tristate address and data lines • On-chip address register

D14J

Contextual Info: SIEMENS CMOS RAM SAE81C54 Preliminary DataACMOS IC Features • • • • • • • • • • 512 x 8 bit-organization Multiplexed address and data bus Tristate address and data lines On-chip address register Very low current consumption: 1 |iA at 5.5 V

Contextual Info: SIEMENS CM O S RAM SAE81C 54 Preliminary DataACMOS IC Features • • • • • • • • • • 512 x 8 bit-organization Multiplexed address and data bus Tristate address and data lines On-chip address register Very low current consumption: 1 |xA at 5.5 V

Contextual Info: SIEMENS CMOS RAM SAE81C54 Preliminary Data Features • 512 x 8 bit-organization • Multiplexed address and data bus • Tristate address and data lines • On-chip address register • Very low current consumption: 1 during standby • at 5.5 V Dual chip selection

Contextual Info: SIEMENS CMOS RAM SAE81C54 Pre lim in a ry Data F eatures • 512 x 8 bit-o rg a n iza tion • M ultiplexe d a d d re ss and data bus • T rlsta te a d d re ss and d a ta lines • O n -ch ip a d d re ss register • V ery low cu rre n t co n su m p tio n : 1 fiA at 5.5 V