LACH ICS Search Results
LACH ICS Result Highlights (5)
| Part | ECAD Model | Manufacturer | Description | Download | Buy |
|---|---|---|---|---|---|
| 54F193/BEA | Rochester Electronics LLC | 54F193/BEA - Dual marked (M38510/34304BEA) |
|
||
| PEF24628EV1X | Rochester Electronics LLC | PEF24628 - SOCRATES Four-channel SHDSL EFM system-on-chip |
|
||
| 54ACT520/BRA | Rochester Electronics LLC | 54ACT520 - Identity Comparator 8-Bit - Dual marked (5962-8979301RA) |
|
||
| LM106H/883 | Rochester Electronics LLC | LM106 - Voltage Comparator |
|
||
| LM710H | Rochester Electronics LLC | LM710 - Comparator, Voltage |
|
LACH ICS Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
pll tuner
Abstract: lach ic lm 1315 automatic transfer switch mitsubishi 18 ML 2A pin test lach ics M64092FP BS2 FREQUENCY COUNTER M5493X MITSUBISHI frequency counter ics
|
OCR Scan |
m64092fp40mafpll tunerlach ic+7 | |
MITSUBISHI frequency counter icsContextual Info: MITSUBISHI ICS TV M64092FP SERIAL INPUT PLL FREQUENCY SYNTHESIZER FOR TV/VCR DESCRIPTION PIN CONFIGURATION (TOP VIEW) The M64092FP is a semiconductor integrated circuit consisting of PLL frequency synthesizer tor TV/VCR using Bi-CMOS process. It contains the prescaler with operating up to 1.0 GHz, 4 band drivers |
OCR Scan |
m64092fpeg303mitsubishi frequency counter ics | |
|
Contextual Info: Datum 12,25 Id .-N r. date 11,4 a I r> 14 D istanz stück/ distance Bestückungsplan T * • T* • % % n* - contact layout (P • " * » r•T% =l L= Hr = bestückt - assemble LachbiLd für LeiterplQttE (Bestiickungsseite) Board hale pattern (Component mounting side) |
OCR Scan |
||
6414A
Abstract: tea6414a TEA6414
|
OCR Scan |
15mhztea6414adip20220nf+2 | |
lc72343g
Abstract: LC72P341
|
Original |
enn5799alc72341g/wlc72342g/wlc72343g/w+2 | |
|
Contextual Info: Ordering number : ENN5799A CMOS IC LC72341G/W, LC72342G/W, LC72343G/W Low-Voltage Single-Chip Microcontrollers with On-Chip PLL and LCD Driver Circuits Overview The LC72341G/W, LC72342G/W, and LC72343G/W are single-chip microcontrollers with both a 1/4-duty 1/2-bias |
Original |
enn5799alc72341g/wlc72342g/wlc72343g/w | |
lc72343g
Abstract: b 57995 DBR3 LC72341G LC72341W LC72342G LC72P341 LC72EV340 MI-0111 M1101
|
Original |
lc72341g/wlc72342g/wlc72343g/wlc72343g+9 | |
|
Contextual Info: 256K, 512K x 32 DRAM SIMMs MICRON • IbCHNULUÜY. INC MT2D25632 X MT4D51232(X) DRAM MODULE FEATURES PIN ASSIGNMENT (Front View) • JEDEC- and industry-standard pinout in a 72-pin single in-line memory module (SIMM) • 1MB (256K x 32) and 2MB (512K x 32) |
OCR Scan |
mt2d25632mt4d5123272-pin512-cycle | |
|
Contextual Info: Enhanced IVfemoiy Systems Inc. DM512K32ST6/DM512K36ST6 Multibank EDO 512Kb x 32/512Kb x 36 EDRAM SIMM Product Specification Features Architecture • 4KByte SRAM Cache Memory for 12ns Random Reads Within Four stive s Pages Multibank Cache ■ Fast DRAM Array for 30ns Access to Any New Page |
OCR Scan |
dm512k32st6/dm512k36st6512kb32/512kb512k36st6- | |
AN8018SA
Abstract: DT214
|
Original |
an8018sa16-pin2sd874ma738+3 | |
|
Contextual Info: Enhanced IVfemoiy Systems be. DM512K32ST/DM512K36ST 512Kb x 32/512Kb x 36 EDRAM SIMM Product Specification Features A rchitecture • 4KByte SRAM Cache Memory for 12ns Random Reads Within Four s tiv e s Pages Multibank Cache ■ Fast DRAM Array for 30ns Access to Any New Page |
OCR Scan |
dm512k32st/dm512k36st512kb32/512kbjedec512kx+6 | |
|
Contextual Info: Voltage Regulators AN8018SA 1.8-volt 2-channel step-up, step-down, or inverting DC-DC converter control IC Unit: mm • Overview The AN8018SA is a two-channel PWM DC-DC converter control IC that features low-voltage operation. This IC can obtain the step-up, step-down and inverting voltages with a small number of external components. |
Original |
an8018sa16-pin2sd08742sd874+5 | |
4 terminal off line pwm switch
Abstract: 2SD0602 AN8017SA AN8018SA MA3X720 MA720
|
Original |
an8018sa16-pinma7382sb1440+8 | |
3dt1Contextual Info: Voltage Regulators AN8018SA 1.8-volt 2-channel step-up, step-down, or inverting DC-DC converter control IC Unit: mm • Overview The AN8018SA is a two-channel PWM DC-DC converter control IC that features low-voltage operation. This IC can obtain the step-up, step-down and inverting voltages with a small number of external components. |
Original |
an8018sa16-pin3dt1 | |
|
|
|||
2SD0602
Abstract: AN8017SA AN8018SA MA3X720 MA720 2SD602
|
Original |
an8018sa16-pin2sd0602an8017sa+3 | |
AN8017SA
Abstract: AN8018SA MA3X720 VT100-1
|
Original |
an8018sa16-pinan8017sama3x720+1 | |
marking 1PC 6-pinContextual Info: 1 MEG x 16 EDO DRAM MICRON I TECHNOLOGY. INC. DRAM MT4C1M16E5 MT4LC1M16E5 FEATURES • JEDEC- and industry-standard xl6 timing, functions, pinouts and packages • High-performance CMOS silicon-gate process • Single power supply +3.3V ±0.3V or 5V ±10% |
OCR Scan |
mt4c1m16e5mt4lc1m16e5024-cyclemarking 1pc 6-pin | |
BA662
Abstract: vn 530 sp 31 x 132 ba 662 rs-449 db37 to db25 SP501A mil188c trw diodes DSR MIL-STD-188-114 SPS01-D
|
OCR Scan |
sp501rs232rs422ars423a+14 | |
|
Contextual Info: Voltage Regulators AN8018SA 1.8-volt 2-channel step-up, step-down, or inverting DC-DC converter control IC Unit: mm • Overview The AN8018SA is a two-channel PWM DC-DC converter control IC that features low-voltage operation. This IC can obtain the step-up, step-down and inverting voltages with a small number of external components. |
Original |
an8018sa16-pin | |
|
Contextual Info: P r e lim in a r y P r o d u c t S p e c if ic a t io n < £ Z iIÍ3 G Z16C35 CMOS ISCC In t e g r a t e d S e r ia l COMMUNICATIONS CONTROLLER FEATURES Supports all Zilog CMOS SCC features: • Low power CMOS technology ■ Two general-purpose SCC channels, four DMA |
OCR Scan |
z16c35680x032-bit16mhz | |
|
Contextual Info: ADSP-2106x SHARC DSP Microcomputer Family ADSP-21062/ADSP-21060 ANALOG DEVICES SUMMARY High Performance Signal Processor for Communica tions, Graphics, and Imaging Applications Super Harvard ARchitecture Computer SHARC — Four Independent Buses for Dual Data Fetch, |
OCR Scan |
adsp-2106xadsp-21062/adsp-2106032-bitadsp-21060ks-133+3 | |
|
Contextual Info: ADSP-21060/62 SHARC Preliminary Data Sheet November 1994 For current information contact Analog Devices at 617 461-3881 SUM M ARY • High-Performance Signal Processor for Speech, Sound, Graphics, and Im aging Applications • Super Harvard Architecture— Four Independent Buses for Dual Data, Instructions, and I/O |
OCR Scan |
adsp-21060/6232-bitdd457fl2 | |
|
Contextual Info: H D 4 0 4 0 5 4 S eries/ H D 4 0 4 0 9 4 S eries Description The H D 404054 Series and H D 404094 Series are H M C S 4 0 0 -series m ic ro c o m p u te rs d e sig n e d to increase program productivity with large-capacity memory. Each m icrocom puter has three timers, one |
OCR Scan |
dp-42sfp-44a44tbe04 | |
RBS 3518Contextual Info: TOSHIBA TMP87CK37/M37 UNDER DEVELOPMENT CMOS 8-BIT MICROCONTROLLER TMP87CK37N, TMP87CM37N The 87CK37/M37 are the high speed and high performance 8-bit single chip microcomputers. These MCU contain CPU core, ROM, RAM, input/output ports, six multi-function timer/counters, serial bus interface, on |
OCR Scan |
tmp87ck37/m37tmp87ck37ntmp87cm37n87ck37/m37+5 | |