|
Contextual Info: 1 GSPS Quadrature Digital Upconverter with 18-Bit I/Q Data Path and 14-Bit DAC AD9957 Data Sheet FEATURES GENERAL DESCRIPTION 1 GSPS internal clock speed up to 400 MHz analog output Integrated 1 GSPS 14-bit DAC 250 MSPS input data rate Phase noise ≤ −125 dBc/Hz (400 MHz carrier @ 1 kHz offset)
|
Original
|
18-bit14-bitad9957ad9-100-4+2ad9957bsvzad9957bsvz-reel
|
PDF
|
AD9957
Abstract: inverse sinc filter AD9957BSVZ-REEL 4 bit multiplier using reversible logic gates 8 bit serial/parallel multiplier digital filter sinc filter C1145 TQFP-100 AD9856 AD9857
Contextual Info: 1 GSPS Quadrature Digital Upconverter with 18-Bit I/Q Data Path and 14-Bit DAC AD9957 FEATURES GENERAL DESCRIPTION 1 GSPS internal clock speed up to 400 MHz analog output Integrated 1 GSPS 14-bit DAC 250 MSPS input data rate Phase noise ≤ −125 dBc/Hz (400 MHz carrier @ 1 kHz offset)
|
Original
|
18-bit14-bitad9957sv-100-4+12ad9957bsvzad9957bsvz-reelad9957/pcbz100-leadinverse sinc filter4 bit multiplier using reversible logic gates8 bit serial/parallel multiplierdigital filter sinc filterc1145tqfp-100ad9856ad9857
|
PDF
|
AD9957
Abstract: INTEL Core i5 760 AD9856 AD9857 TQFP-100
Contextual Info: 1 GSPS Quadrature Digital Upconverter with 18-Bit I/Q Data Path and 14-Bit DAC AD9957 FEATURES GENERAL DESCRIPTION 1 GSPS internal clock speed up to 400 MHz analog output Integrated 1 GSPS 14-bit DAC 250 MHz I/Q data throughput rate Phase noise ≤ −125 dBc/Hz (400 MHz carrier @ 1 kHz offset)
|
Original
|
18-bit14-bitad995721806-a+9100-leadsv-100-4ad9957bsvzad9957bsvz-reel1ad9957/pcbz1intel core i5 760ad9856ad9857tqfp-100
|
PDF
|
|
Contextual Info: 1 GSPS Quadrature Digital Upconverter with 18-Bit I/Q Data Path and 14-Bit DAC AD9957 Data Sheet FEATURES GENERAL DESCRIPTION 1 GSPS internal clock speed up to 400 MHz analog output Integrated 1 GSPS 14-bit DAC 250 MSPS input data rate Phase noise ≤ −125 dBc/Hz (400 MHz carrier @ 1 kHz offset)
|
Original
|
18-bit14-bitad9957ad9957bsvz+4ad9957bsvz-reelad9957/pcbz100-leadsv-100-4
|
PDF
|
AD9957
Abstract: AD9856 AD9857 TQFP-100 4 bit multiplier using reversible logic gates CIC interpolation Filter
Contextual Info: 1 GSPS Quadrature Digital Upconverter with 18-Bit IQ Data Path and 14-Bit DAC AD9957 FEATURES GENERAL DESCRIPTION 1 GSPS internal clock speed up to 400 MHz analog output Integrated 1 GSPS 14-bit DAC 250 MHz I/Q data throughput rate Phase noise ≤ −125 dBc/Hz (400 MHz carrier @ 1 kHz offset)
|
Original
|
18-bit14-bitad9957sv-100-4+9ad9957bsvzad9957bsvz-reel1ad9957/pcbz1100-leadad9856ad9857tqfp-1004 bit multiplier using reversible logic gatescic interpolation filter
|
PDF
|
pulse amplitude modulation matlab code
Abstract: QPSK, FSK, ASK, PSK TMS320 apsk matlab FSK ask psk by matlab matlab ask fsk psk coherent TMS320 TMS320C50 modem interpolation timer filter FSK low cost qpsk modulator FSK matlab
Contextual Info: Disclaimer: This document was part of the First European DSP Education and Research Conference. It may have been written by someone whose native language is not English. TI assumes no liability for the quality of writing and/or the accuracy of the information contained herein.
|
Original
|
tms320c50spra341tm5320c50pulse amplitude modulation matlab code+8qpsk, fsk, ask, psk tms320apsk matlabfsk ask psk by matlabmatlab ask fsk psk coherenttms320modem interpolation timer filter fsklow cost qpsk modulatorfsk matlab
|
PDF
|
FSK ask psk by matlab
Abstract: matlab ask fsk psk coherent digital modulation carrier ASK,PSK and FSK QPSK, FSK, ASK, PSK TMS320 implementation of qpsk modulator and demodulator matlab code for multipath channel tm5320c50 FSK modulate by matlab book sample project of TMS320C50 ASK modulator and demodulator circuit
Contextual Info: Disclaimer: This document was part of the First European DSP Education and Research Conference. It may have been written by someone whose native language is not English. TI assumes no liability for the quality of writing and/or the accuracy of the information contained herein.
|
Original
|
tms320c50spra341tm5320c50fsk ask psk by matlab+8matlab ask fsk psk coherentdigital modulation carrier ask,psk and fskqpsk, fsk, ask, psk tms320implementation of qpsk modulator and demodulatormatlab code for multipath channelfsk modulate by matlab booksample project of tms320c50ask modulator and demodulator circuit
|
PDF
|
cic filter for digital down converter
Abstract: interface 8254 with 8086 8253 interface with 8086 Peripheral synchronization frame costas loop intersil 8253 6402 uart CMOS 16-Bit Priority Encoder
Contextual Info: Digital 5 A NALOG S IGNAL P ROCESSING Digital pg. 5-1 MicroP/C (pg. 5-4) Memory (pg. 5-4) Down Converters (pg. 5-2) Parallel EEPROM (pg. 5-4) Data Communication (pg. 5-4) Up Converters (pg. 5-2) Memory/883 (pg. 5-4) UARTs/BRGs (pg. 5-5) Demodulators (pg. 5-2)
|
Original
|
memory/8831-888-intersil80c86/80c8882c89+982c84a25mhzcic filter for digital down converterinterface 8254 with 80868253 interface with 8086 peripheralsynchronization frame costas loopintersil 82536402 uartcmos 16-bit priority encoder
|
PDF
|
AD7512 "cross reference"
Abstract: AD1671 evaluation board short circuit protection regulated power suppy using 741 OP-AMP AD2S82A das09 AD1892 ad774 AD1845 ADSST-G728 transformer inverter ips 12v
Contextual Info: ANALOG DEVICES CD REFERENCE PART DESCRIPTION 1B21 TRANSMITTER, LOCALLY POWERED, INTERNAL LOOP SUPPLY, 4 to 20 mA OUTPUT, CALIBRATED 2/10V RANGES, ACCURACY=0.05% TRANSMITTER, LOOP POWERED, ISOLATED 1500VRMS, PIN PROGRAMMABLE ,0/4 to 20 mA, ACCURACY=0.05% STRAIN GAUGE, w/BRIDGE EXCITATION, CMRR=100dB, LINEARITY=0.005%, TCVos=2uV/C, GAIN ERROR=3%
|
Original
|
ac1226ac2626ad102ad10242+16ad104ad1315ad1317ad1324ad1376ad1380ad7512 "cross referencead1671 evaluation boardshort circuit protection regulated power suppy using 741 op-ampad2s82adas09ad1892ad774ad1845adsst-g728transformer inverter ips 12v
|
PDF
|
AD9857
Abstract: 2X63 PRA-3
Contextual Info: CMOS 200 MHz 14-bit Quadrature Digital Upconverter a AD9857 Preliminary Technical Data APPLICATIONS HFC Data, Telephony, and Video Modems Wireless Basestation Agile, L.O. Frequency Synthesis Broadband Communications FEATURES 200 MHz Internal Clock Rate 14-bit Data Path
|
Original
|
14-bit32-bitad98572x63+1pra-3
|
PDF
|
ups PURE SINE WAVE schematic diagram
Abstract: ad9850 am modulation quality FM TRANSMITTER AD9854 DDS based CLOCK GENERATOR 10MHZ ad9850 fm modulation 74HC74 optical quadrature encoder ad9850 AD985X LMX1501A 3 phase ups PURE SINE WAVE schematic diagram
Contextual Info: A Technical Tutorial on Digital Signal Synthesis a Copyright 1999 Analog Devices, Inc. 1 Outline Section 1. Fundamentals of DDS technology Page 5 Overview DDS Advantages Theory of operation Circuit architecture Tuning equation Elements of DDS circuit functionality and capabilities
|
Original
|
ad9851ups pure sine wave schematic diagramad9850 am modulationquality fm transmitter+7ad9854 dds based clock generator 10mhzad9850 fm modulation74hc74 optical quadrature encoderad9850ad985xlmx1501a3 phase ups pure sine wave schematic diagram
|
PDF
|
"Continuous phase modulation" cpm "white" "filter" demodulator
Abstract: zero crossing detector TFM 5400 zero crossing decoding technique nrz DIAGRAM cpm "white" "filter" demodulator CPFSK receiver asynchronous modem interpolation timer filter FSK n999
Contextual Info: APPLICATION MSK and its Application to Wireless Data Transmission 1. Introduction Bandwidth Efficient methods for transmission of data have been and continue to be of great importance to the data dependent community. A community that is experiencing exponential growth. Minimum Shift Keying MSK is a continuous
|
Original
|
continuous phase modulation" cpm "white" "filter" demodulatorzero crossing detectortfm 5400zero crossing+5decoding technique nrz diagramcpm "white" "filter" demodulatorcpfsk receiverasynchronous modem interpolation timer filter fskn999
|
PDF
|
INTERPOLATOR SIN COS
Abstract: MC100LEVL16 4MHz LC Band Pass Filter d8655 INTERPOLATOR SIN COS spi C01018 inverse sinc filter AD9856 AD9857 comb filter
Contextual Info: CMOS 200 MSPS 14-Bit Quadrature Digital Upconverter AD9857 FEATURES 200 MHz internal clock rate 14-bit data path Excellent dynamic performance: 80 dB SFDR @ 65 MHz ±100 kHz AOUT 4x to 20× programmable reference clock multiplier Reference clock multiplier PLL lock detect indicator
|
Original
|
14-bitad985732-bit80-lead+12ms-026-becst-80ad9857astinterpolator sin cosmc100levl164mhz lc band pass filterd8655interpolator sin cos spic01018inverse sinc filterad9856comb filter
|
PDF
|
OP BASEBAND 80MHZ
Abstract: AD9857 AD9857AST AD9856 COMBINER BOX INTERPOLATOR SIN COS
Contextual Info: a CMOS 200 MSPS 14-Bit Quadrature Digital Upconverter AD9857 APPLICATIONS HFC Data, Telephony, and Video Modems Wireless Base Station Agile, L.O. Frequency Synthesis Broadband Communications FEATURES 200 MHz Internal Clock Rate 14-Bit Data Path Excellent Dynamic Performance
|
Original
|
14-bitad985732-bitc01018a+780-leadst-80op baseband 80mhzad9857astad9856combiner boxinterpolator sin cos
|
PDF
|
|
|
INTERPOLATOR SIN COS spi
Abstract: video GMSK modulator AD9856 AD9857 d8655 cic filters
Contextual Info: CMOS 200 MSPS 14-Bit Quadrature Digital Upconverter AD9857 FEATURES 200 MHz internal clock rate 14-bit data path Excellent dynamic performance: 80 dB SFDR @ 65 MHz ±100 kHz AOUT 4x to 20× programmable reference clock multiplier Reference clock multiplier PLL lock detect indicator
|
Original
|
14-bitad985732-bit80-lead+8ms-026-becst-80ad9857astinterpolator sin cos spivideo gmsk modulatorad9856d8655cic filters
|
PDF
|
|
Contextual Info: a CMOS 200 MSPS 14-Bit Quadrature Digital Upconverter AD9857 FEATURES 200 MHz Internal Clock Rate 14-Bit Data Path Excellent Dynamic Performance 80 dB SFDR @ 65 MHz ؎100 kHz AOUT 4؋–20؋ Programmable Reference Clock Multiplier Reference Clock Multiplier PLL Lock Detect Indicator
|
Original
|
14-bitad985732-bit80-lead |
PDF
|
INTERPOLATOR SIN COS
Abstract: pwl 4700 II cic compensation filters instruction set architecture intel i7 pwl 4700 tutorial of 74hc574 INTERPOLATOR 6 BITS SIN COS OP BASEBAND 80MHZ QUADRATURE CLOCK CONVERTER simple block diagram for digital clock
Contextual Info: a CMOS 200 MSPS 14-Bit Quadrature Digital Upconverter AD9857 FEATURES 200 MHz Internal Clock Rate 14-Bit Data Path Excellent Dynamic Performance 80 dB SFDR @ 65 MHz ؎100 kHz AOUT 4؋–20؋ Programmable Reference Clock Multiplier Reference Clock Multiplier PLL Lock Detect Indicator
|
Original
|
14-bitad985732-bit80-lead+10interpolator sin cospwl 4700 iicic compensation filtersinstruction set architecture intel i7pwl 4700tutorial of 74hc574interpolator 6 bits sin cosop baseband 80mhzquadrature clock convertersimple block diagram for digital clock
|
PDF
|
21.948717 MHz
Abstract: Murata SFr 450 filter TDA5240 Murata SFr 450 C166 TDA5225 interpolation timer filter FSK 21.948717
Contextual Info: SmartLEWIS TM RX+ TDA5240/35/25 Explorer Configuration and Evaluation Software B12.6.33/34 High Sensitivity Receiver with Digital Baseband Processing TDA5240/35 / Digital Slicer (5225) Register Value Calculations Addendum Released, 18.5.2010 Wireless Control
|
Original
|
tda5240/35/25tda5240/3521.948717 mhzmurata sfr 450 filter+6tda5240murata sfr 450c166tda5225interpolation timer filter fsk21.948717
|
PDF
|
|
Contextual Info: CMOS 200 MSPS 14-Bit Quadrature Digital Upconverter AD9857 FEATURES 200 MHz internal clock rate 14-bit data path Excellent dynamic performance: 80 dB SFDR @ 65 MHz ±100 kHz AOUT 4x to 20× programmable reference clock multiplier Reference clock multiplier PLL lock detect indicator
|
Original
|
14-bitad985732-bit80-lead+3ms-026-becst-80ad9857ast
|
PDF
|
CMX7861
Abstract: CMX7861Q1 SDR baseband modulation demodulation
Contextual Info: CMX7861 CML Microcircuits FirmCODEC COMMUNICATION SEMICONDUCTORS D/7861_FI-1.x/1 December 2011 DATASHEET Advance Information 7861FI-1.x Programmable Baseband Interface Features Dual Channel Codecs o Can operate in modem or codec mode o Two ADCs 16 bit o Two DACs 14 bit
|
Original
|
cmx7861d/78617861fi-110-bit+2cmx7861q1sdr baseband modulation demodulation
|
PDF
|
stm 601 stepper motor
Abstract: adp3420 schematic weigh scale AD7730 SSM2024 ad698 AD774 SSM2164 adm3207 LVDT Signal Conditioner CIRCUIT WITH AD698 AND OP SSM2018
Contextual Info: ANALOG DEVICES CD REFERENCE PART DESCRIPTION 1B21 TRANSMITTER, LOCALLY POWERED, INTERNAL LOOP SUPPLY, 4 to 20 mA OUTPUT, CALIBRATED 2/10V RANGES, ACCURACY=0.05% TRANSMITTER, LOOP POWERED, ISOLATED 1500VRMS, PIN PROGRAMMABLE ,0/4 to 20 mA, ACCURACY=0.05% 1B22
|
Original
|
2/10v1500vrms100db160db+16ad246ad204ad574aad570100ohm600uastm 601 stepper motoradp3420schematic weigh scale ad7730ssm2024ad698ad774ssm2164adm3207lvdt signal conditioner circuit with ad698 and opssm2018
|
PDF
|
south bridge SIS 968
Abstract: DECT mac 16qam-modulated d7810 ad640 linear technology catalog kevin DSP based sine wave inverter circuit diagram
Contextual Info: A forum for the exchange of circuits, systems, and software for real-world signal processing MIXED-SIGNAL CHIPSET TARGETS HYBRID-FIBER COAXIAL CABLE MODEMS page 3 Powerful Design Tools for Motion Control Applications (page 6) Ask The Applications Engineer— Switches & Multiplexers (page 20)
|
OCR Scan
|
for367south bridge sis 968dect mac16qam-modulated+4d7810ad640linear technology catalogkevin dsp based sine wave inverter circuit diagram
|
PDF
|
|
Contextual Info: CMX7861 FirmCODEC CML Microcircuits COMMUNICATION SEMICONDUCTORS DATASHEET D/7861_FI-1.x/2 June 2012 Advance Information 7861FI-1.x Programmable Baseband Interface Features Features Cont. • o o o o o o o o o o o o o
|
Original
|
d/7861cmx78617861fi-164-pin+3pe0601-7861pe000210-bit
|
PDF
|
HSP50210
Abstract: HSP50214B HSP50214BVC HSP50214BVI intersil application note book
Contextual Info: HSP50214B Data Sheet February 1999 File Number 4450.2 Programmable Downconverter Features The HSP50214B Programmable Downconverter converts digitized IF data into filtered baseband data which can be processed by a standard DSP microprocessor. The Programmable Downconverter PDC performs down
|
Original
|
hsp50214b55mhz14-bithsp50210+3hsp50214bvchsp50214bviintersil application note book
|
PDF
|