Part Number
    Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    IDE PIN FUNCTION DIAGRAM Search Results

    IDE PIN FUNCTION DIAGRAM Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    MHM411-21
    Murata Manufacturing Co Ltd Ionizer Module, 100-120VAC-input, Negative Ion PDF
    CS-DSDMDB09MF-002.5
    Amphenol Cables on Demand Amphenol CS-DSDMDB09MF-002.5 9-Pin (DB9) Deluxe D-Sub Cable - Copper Shielded - Male / Female 2.5ft PDF
    CS-DSDMDB09MM-025
    Amphenol Cables on Demand Amphenol CS-DSDMDB09MM-025 9-Pin (DB9) Deluxe D-Sub Cable - Copper Shielded - Male / Male 25ft PDF
    CS-DSDMDB15MM-005
    Amphenol Cables on Demand Amphenol CS-DSDMDB15MM-005 15-Pin (DB15) Deluxe D-Sub Cable - Copper Shielded - Male / Male 5ft PDF
    CS-DSDMDB25MF-50
    Amphenol Cables on Demand Amphenol CS-DSDMDB25MF-50 25-Pin (DB25) Deluxe D-Sub Cable - Copper Shielded - Male / Female 50ft PDF

    IDE PIN FUNCTION DIAGRAM Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    82C611A

    Abstract: opti 82C621 82c611 621a 82C621A AD3092 OPTI DA251 vl bus ide controller 82C621
    Contextual Info: • ■ ■ ■ m i fr i à ûi 82C621A PCI IDE Controller 1.0 Overview The OPTi 82C621A PCI IDE Controller PIC is a 100-pin controller chip designed for a fast and flexible interface between the PCI bus and two IDE cables. The 82C621A implements a PCI function to directly support both the Pri­


    OCR Scan
    82C621A 100-pin 0D0m42 82C611A opti 82C621 82c611 621a AD3092 OPTI DA251 vl bus ide controller 82C621 PDF

    74LV573

    Abstract: 74LV573PW DIP20 MS-013AC S020 SC603
    Contextual Info: Philips Semiconductors Product specification Octal D-type transparent latch 3-State 74LV573 FEATURES DESCRIPTION • W ide operating voltage: 1.0 to 5.5V The 74LV573 is a low-voltage Si-gate CM OS device that is pin and function com patible with 74HC/HCT573.


    OCR Scan
    74LV573 SQT360-1 MO-153AC 74LV573PW DIP20 MS-013AC S020 SC603 PDF

    74LV373

    Abstract: 74LV373PW DIP20 S020 SC603
    Contextual Info: Philips Semiconductors Product specification Octal D-type transparent latch 3-State 74LV373 FEATURES DESCRIPTION • W ide operatinq voltaqe- 1 0 to 5 5V The 74LV373 is a iow-voitage Si-gate CM OS device that is pin and function com patible with 74HC/HCT373.


    OCR Scan
    74LV373 74HC/HCT373. OT36Q-1 OT360-1 MO-153AC 74LV373PW DIP20 S020 SC603 PDF

    74LV574

    Abstract: 74LV574D 74LV574PW DIP20 S020 SC603
    Contextual Info: Philips Semiconductors Product specification Octal D-type flip-flop; positive edge-trigger 3-State 74LV574 FEATURES DESCRIPTION • W ide operating voltage: 1.0 to 5.5V The 74LV574 is a low-voltage Si-gate CMOS device and is pin and function com patible with 74HC/HCT574.


    OCR Scan
    74LV574 74HC/HCT574. OT36Q-1 MO-153AC Jun10 74LV574D 74LV574PW DIP20 S020 SC603 PDF

    74LV374

    Abstract: DIP20 MS-013AC S020 SC603
    Contextual Info: Philips Semiconductors Product specification Octal D-type flip-flop; positive edge-trigger 3-State 74LV374 FEATURES DESCRIPTION • W ide operating voltage: 1.0 to 5.5V The 74LV374 is a low-voltage Si-gate CM OS device and is pin and function com patible with 74HC/HCT374.


    OCR Scan
    74LV374 S0T339-1 OT339-1 MO-150AE DIP20 MS-013AC S020 SC603 PDF

    74LV273

    Abstract: 74LV273PW DIP20 MS-013AC S020 SC603
    Contextual Info: Philips Semiconductors Product specification Octal D-type flip-flop with reset; positive edge-trigger 74LV273 FEATURES DESCRIPTION • W ide operating voltage: 1.0 to 5.5V The 74LV273 is a low-voltage Si-gate CM OS device and is pin and function com patible with the 74HC/HCT273.


    OCR Scan
    74LV273 S0T36Q-1 OT360-1 MO-153AC 74LV273PW DIP20 MS-013AC S020 SC603 PDF

    74LV138

    Abstract: 74LV138PW MS-012AC KXJ 71
    Contextual Info: Philips Semiconductors Product specification 3-to-8 line decoder/demultiplexer; inverting 74LV138 FEATURES DESCRIPTION • W ide operating voltage: 1.0 to 5.5 V The 74LV138 is a low-voltage Si-gate CM OS device that is pin and function com patible with 74H C /H C T138.


    OCR Scan
    74LV138 SQT403-1 MO-153 74LV138PW MS-012AC KXJ 71 PDF

    6 pin 2D 1002

    Abstract: 74LV74 2d 1002 6 pin 74LV74PW 2D 1002
    Contextual Info: Philips Semiconductors Product specification Dual D-type flip-flop with set and reset; positive edge-trigger 74LV74 FEATURES DESCRIPTION • W ide operating voltage: 1.0 to 5.5V The 74LV74 is a low-voltage Si-gate CMOS device and is pin and function com patible with 74HC/HCT74.


    OCR Scan
    74LV74 74HC/HCT74. SQT402-1 MO-153 6 pin 2D 1002 2d 1002 6 pin 74LV74PW 2D 1002 PDF

    74LV174

    Abstract: 74LV174PW MS-012AC SSOP16
    Contextual Info: Philips Semiconductors Product specification Hex D-type flip-flop with reset; positive edge-trigger 74LV174 FEATURES DESCRIPTION • W ide operating voltage: 1.0 to 5.5V The 74LV174 is a lo w -vo ltag e S i-g a te CMOS device and is pin and function com patible with the 74HC/HCT174.


    OCR Scan
    74LV174 74HC/HCT174. SQT403-1 MO-153 74LV174PW MS-012AC SSOP16 PDF

    74LV244

    Abstract: 74LV240 74LV244PW DIP20 S020 SC603
    Contextual Info: Philips Semiconductors Product specification Octal buffer/line driver 3-State 74LV244 FEATURES DESCRIPTION • W ide operating voltage: 1.0 to 5.5 V The 74LV244 is a low-voltage Si-gate CM OS device and is pin and function com patible with 74HC/HCT244. • Optim ized for low voltage applications: 1.0 to 3.6 V


    OCR Scan
    74LV244 74HC/HCT244. SQT360-1 MO-153AC 74LV240 74LV244PW DIP20 S020 SC603 PDF

    74LV03

    Abstract: 74LV03PW
    Contextual Info: Philips Semiconductors Product specification Quad 2-input NAND gate 74LV03 FEATURES DESCRIPTION • W ide operating voltage: 1.0 to 5.5V The 74LV03 is a lo w -voltage S i-g a te CMOS device and is pin and function com patible with 74HC/HCT03. • Optim ized for Low Voltage applications: 1.0 to 3.6V


    OCR Scan
    74LV03 74HC/HCT03. TSSOP14: SQT402-1 MO-153 74LV03PW PDF

    Contextual Info: PCM Repeater ANALO G DEVICES □ RPT-85 FEATURES • Autom atic ALBO Function • Low-Power Operation 100mW • W ide Data Rate Range <100 kbit/s to >3 Mbit/s • Com patible with T 1, CEPT/E1, and T1C Systems • Pin Com patible with XR-T445 ate from less than 100kHz to greater than 3MHz. In PCM sys­


    OCR Scan
    RPT-85 100mW) XR-T445 100kHz RPT-85 RPT-86 RPT-87. PDF

    95H28

    Abstract: 95H28 Fairchild GI 9528 11C06 6 pin cdi oa 9505
    Contextual Info: FAIRCHILD LOGIC/CONNECTION DIAGRAMS D IG ITA L-E C L E45 100130 13 16 (22) 1 E46 100131 (2) (17) (12) (21) (3) 5 20 15 24 6 (13) 16 Eo Ei E2 (14) 17 — (23) 2 - C D 1 (23) 2 — (1) 4 - C O 2 (15) 18 — (20) 2 3 - SD i (19) 23 — (24) CPo


    OCR Scan
    1001SO 11C06 95H28 105XX 106XX 95H28 Fairchild GI 9528 6 pin cdi oa 9505 PDF

    4556 AD 8 PIN

    Abstract: PCI0646 EMM386 4556 ad cmd technology
    Contextual Info: MAN-000646-000 Rev. 1.2 December 12, 1995 PCI0646 Bus Master DMA PCI-IDE Chip Specification CMD Technology, Inc. 1 Vanderbilt Irvine, California 92718 714 454-0800 PCI0646 Chip Specifications Pin Descriptions The following is an alphabetical listing of PCI mode signals and their pin assignments. A numerically sorted pinout


    Original
    MAN-000646-000 PCI0646 PCI0646 33MHz 4556 AD 8 PIN EMM386 4556 ad cmd technology PDF

    ami bios 32 IC pin assignment

    Abstract: transistor 1FX TRANSISTOR BH RW PCI0640B EMM386 PCI-0640B cf8h 1062H vl bus ide controller vesa local bus ide
    Contextual Info: MAN-00640B-000 Rev. 1.4 October 10, 1994 PCI0640B PCI to IDE Chip CMD Technology, Inc. 1 Vanderbilt Irvine, California 92718 714 454-0800 This page left blank intentionally. 2 Table of Contents 1 Interface Specifications 1.1 PCI Mode Pin Descriptions .1-1


    Original
    MAN-00640B-000 PCI0640B DIO16# ami bios 32 IC pin assignment transistor 1FX TRANSISTOR BH RW PCI0640B EMM386 PCI-0640B cf8h 1062H vl bus ide controller vesa local bus ide PDF

    cf8h

    Abstract: pci0646u
    Contextual Info: MAN-00646U-000 Rev. 0.9 April 21, 1997 PCI0646U Bus Master Ultra DMA PCI-IDE Chip Specification CMD Technology, Inc. 1 Vanderbilt Irvine, California 92618 714 454-0800 Revision History Revision Date Comments 0.8 0.9 3/3/97 4/22/97 First internal release


    OCR Scan
    MAN-00646U-000 PCI0646U PCI0646U MAN-00646U-000 33MHz cf8h PDF

    PCIM 176

    Abstract: PCI0640B PCIM 177 MAN-00640B-000 pci0640
    Contextual Info: MAN-00640B-000 Rev. 1.4 October 10, 1994 PCI0640B PCI to IDE Chip CMD Technology, Inc. 1 Vanderbilt Irvine, California 92718 714 454-0800 This page left blank intentionally. 2 Table of Contents 1 Interface Specifications 1.1 PCI Mode Pin Descriptions. 1-1


    OCR Scan
    MAN-00640B-000 PCI0640B PCIM 176 PCI0640B PCIM 177 pci0640 PDF

    PCI0646U

    Abstract: EMM386 01018A
    Contextual Info: P C M RE D L CO IMI N NF AR ID Y EN TI A L MAN-00646U-000 Rev. 0.9 April 21, 1997 PCI0646U Bus Master Ultra DMA PCI-IDE Chip Specification CMD Technology, Inc. 1 Vanderbilt Irvine, California 92618 714 454-0800 P C M RE D L CO IMI N NF AR ID Y EN TI A L


    Original
    MAN-00646U-000 PCI0646U PCI0646U EMM386 01018A PDF

    PCI646U2

    Abstract: PCI0646U2 643U2 646u2 PCI0646 EMM386 1132B CMD Technology PCI643U2
    Contextual Info: MAN-0646U2-000 Revision 1.3 March 3, 1999 PCI646U2 Bus Master Ultra DMA PCI-IDE Chip Specification CMD Technology, Inc. 19 Morgan Irvine, California 92618 949 454-0800 www.cmd.com Revision History Revision 1.0 1.1 Date 4/7/98 5/5/98 1.2 6/15/98 1.3 3/3/99


    Original
    MAN-0646U2-000 PCI646U2 PCI646U2 PCI643U2 PCI646U2-402 643U2 PCI0646U2 646u2 PCI0646 EMM386 1132B CMD Technology PDF

    646U2

    Abstract: PCi646U2 EMM386 PC1646U2 4556 AD 8 PIN
    Contextual Info: MAN-0646U2-000 Revision 1.2 June 15, 1998 PCI646U2/643U2 Bus Master Ultra DMA PCI-IDE Chip Specification CMD Technology, Inc. 1 Vanderbilt Irvine, California 92618 949 454-0800 Revision History Revision Date Comments 1.0 1.1 4/7/98 5/5/98 1.2 6/15/98 First release


    OCR Scan
    MAN-0646U2-000 PCI646U2/643U2 PCI646U2 PCI643U2 I646U 2/643U 1646U2/643U2 60nsec) 55nsec 646U2 EMM386 PC1646U2 4556 AD 8 PIN PDF

    Contextual Info: User’s Manual µPD720130 USB2.0 to IDE Bridge Document No. S16412EJ3V0UM00 3rd edition Date Published March 2005 NS CP (N) 2002 Printed in Japan [MEMO] 2 User's Manual S16412EJ3V0UM NOTES FOR CMOS DEVICES 1 VOLTAGE APPLICATION WAVEFORM AT INPUT PIN Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the


    Original
    PD720130 S16412EJ3V0UM00 S16412EJ3V0UM IDED15-IDED0 PDF

    PD7201

    Abstract: PD720130 LBA48
    Contextual Info: User’s Manual µPD720130 USB2.0 to IDE Bridge Document No. S16412EJ3V0UM00 3rd edition Date Published March 2005 NS CP (N) 2002 Printed in Japan [MEMO] 2 User's Manual S16412EJ3V0UM NOTES FOR CMOS DEVICES 1 VOLTAGE APPLICATION WAVEFORM AT INPUT PIN Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the


    Original
    PD720130 S16412EJ3V0UM00 S16412EJ3V0UM IDED15-IDED0 IDED15-IDED0 PD7201 PD720130 LBA48 PDF

    m16175

    Abstract: 82C37A 82C54 82C59A AD29 AD30 W83C554F
    Contextual Info: DATA BOOK W83C554F SYSTEM I/O CONTROLLER WITH PCI ARBITER & UltraDMA/33 IDE Controller A Company Publication number: 2554; Version C.1.0b Copyright Notice Disclaimer Trademarks Copyright 1998, 1999 WINBOND ELECTRONICS CORP. AMERICA This document contains information


    Original
    W83C554F UltraDMA/33 m16175 82C37A 82C54 82C59A AD29 AD30 W83C554F PDF

    SFF8038i

    Abstract: 82C37A 82C54 82C59A AD30 W83C553F 8038I M16175 Symphony Laboratories sun sparc pinout
    Contextual Info: DATA BOOK W83C553F SYSTEM I/O CONTROLLER WITH PCI ARBITER A Company Publication number: 2565; Version A.7.0d Copyright Notice Disclaimer Trademarks Copyright 1995, 1996, 1997 WINBOND SYSTEMS LABORATORY. This document contains information on a product under development at


    Original
    W83C553F SFF8038i 82C37A 82C54 82C59A AD30 W83C553F 8038I M16175 Symphony Laboratories sun sparc pinout PDF