IC BA 9Z Search Results

74LS47 pin configuration

Abstract: 7 SEGMENT DISPLAY cd 4511 7447 7-segment display pin diagram decoder 4511 7 segment common anode decoder 74ls47 pin configuration of dual 7-segment led 7 segment ,74LS245 CMOS BCD-to-7-Segment LED Latch Decoder Drivers bcd to 7 segment j-k flip-flop 4511 7447 pin configuration
Contextual Info: FAIRCHILD LO G IC /C O N N EC TIO N DIAGRAMS DIGITAL-CMOS C109 4708B 40 5 - 11 7 12 83539- 3 2 1 34 33 32 11 12 13 14 15 16 17 18 19 20 S T R B T 0 T 1 T 2 T s MWo MW 2 B A o B A2 BA4 BAe BAs 10 MWi B A i BA3 BA5 BA/ BAs 6- 4 C110 4076B =slD 13 12 11 Do D1

Contextual Info: s G S-THOMSON 07E 9Z9ZZ5 N lU S D | TTSTSBV O Oi aE SQ 4 | T-77-07-05 S G S SEMICONDUCTOR ,CORP[ ’ " IN T EG R A T ED f l 1- k l> m C IR C U IT S ’ " 181 " oai ON-SCREEN TU N IN G SCALE AND BAND DISPLAY % • D I G I T A L T U N I N G B A R D IS P L A Y W I T H M I N I M U M E X T E R N A L P R E S E T S

Contextual Info: 4* DEVICE O P E R A TIO N DEVICE OPERATION P O W E R UP S E Q U E N C E S D R A M m u s t be in iti a li z e d with the p ro p e r p o w e r - u p s e q u e n c e to the f o l lo w in g J E D E C S t a n d a r d 21 C 3 . 1 1 . 5 . 4 : 1. A p p l y p o w e r a n d s t a r t c l o c k . A t t e m p t t o m a i n t a i n a N O P c o n d i t i o n a t t h e i n p u t s

ba3920

Abstract: BA 3922 BA3928 BA3930 9702FS 9329l BA3922 ba 243 rf 4S584 LZ 99
Contextual Info: IUHDU I l ZLV ZLl 8dOS/8dia BdOS ° 4 - —V Wl 951 —V ¥ P09fr 8SM-dOS 8Sdia (P00e)«dl0->IS £. _ ± <, 0\/ 0z zv 9£ 9‘0 9‘0 (A) mmm* (A) i/ a m # 9 6* 96> 9 9 (AlBfcCf m (A) 9 001 8 x >18 OV 9 001 8 x >12 (VUi)&^ia (A) 3 ra & * (su)xbw 01 (V '0 # a » £

Contextual Info: 3.3V CMOS 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS, 5 VOLT TOLERANT I/O, BUS-HOLD ID T 7 4 L V C H 1 6 6 0 1 A FE A T U R E S : - Typical tsK o Data flow in each direction is controlled by output-enable (O E A B and (Output Skew) < 250ps OEBA), latched-enable (LEA B and LEBA), and clock (CLKA B a n d C L K BA)

Contextual Info: MITSUBISHI LSIs MH8S64AMG-8 536870912-BIT 8388608-WQRD BY 64-BIT SynchronousDRAM DESCRIPTION The MH8S64AMG is 8388608-word by 64-bit Synchronous DRAM module. This consists of eight industry standard 4M x16 Synchronous DRAMs in TSOP and one industory standard EEPROM in SOP.

Contextual Info: 1 JK ft REV. 9Z0ZE0PS 'ON b DATE 7 9 N IM Vüg # # M |g| DON 1 . Aug. 2 0 0 0 W. JÇ P9 S DESCRIPTION NO. 46599 REDRAWN.ADDED $ M APPD. m i C HK . DR. ITEM * u APPD. - N. I KENAGA 8 ±0.05 B No . 1 N0 . 1 ±0.05 0.6 ±0.05 0 .4 No . n ±0.03 c ± 0. 02

Contextual Info: J t/i Te x a s DS80PCI402 ▼ In s t r u m e n t s 2.5 Gbps / 5.0 Gbps / 8.0 Gbps 4 Lane PCI Express Repeater with Equalization and De-Emphasis General Description The DS80PCI402 is a low power, 4 lane repeater with 4-stage input equalization, and output de-emphasis driver to enhance

420 Diode 2ba

Contextual Info: 3.3V CMOS 18-BIT REGIS­ TERED BUS TRANSCEIVER WITH 3-STATE OUTPUTS AND BUS-HOLD FE A T U R E S : - 0.5 MICRON CMOS Technology - Typical - tsK o (Output Skew) < 250ps IDT74ALVCH162525 D E S C R IP T IO N : This 18-bit registered bus transceiver is built using advanced dual

baa9

Abstract: ba9u Z407 a9u 1u AAGZ ABAA 32ET ci cef AAEZ
Contextual Info: +-}zxzw+-}zx{w+-}zx| fbfrZdr]X yv~/.w *0 l c p s X c ^ j X yxx,*0 k Yt Y` m n o e [ q ^ [ L L L L L L L L L L L L L L v T /MX;TY30;SO1 ET ,322QET/5;NY4?aN 5R> ,raVC_hDUPY322GET /p`Y| 3GET kv_O M :2P? l>O}jWxssM= l2k6m ?}c}jK4Wuqx= e tuqy= bcRFK45pG,}c}j -e-b2yV

Contextual Info: Prelim in ary Speo. MITSUBISHI LSIs Some contents are subject to change without notice. MH2S72CMD-10,-12,-15,-10B,-12B,-15B 150994944-B IT 2097152-W O R D BY 72-B IT S ynchronousD R A M DESCRIPTION The M H 2S72CM D is 2097152-w ord by 72-bit S ynchronous DRAM module. This consists of nine

Contextual Info: Technical D a t a _ CD54/74AC651, CD54/74AC652 CD54/74ACT651, CD54/74ACT652 Advance Information Octal-Bus Transceiver/Registers, 3-State CD54/74AC/ACT651 - Inverting CD54/74AC/ACT652 - Non-Inverting o e ab FrLOO<sP|CABCLOCK

5z21

Contextual Info: 3.3V CMOS 18-BIT REGIS­ TERED BUS TRANSCEIVER WITH 3-STATE OUTPUTS AND BUS-HOLD D E S C R IP T IO N : FE A T U R E S : - 0.5 MICRON CMOS Technology - Typical - tsK o IDT74ALVCH162525 (Output Skew) < 250ps This 18-bit registered bus transceiver is built using advanced dual

48LC2M8A1

Abstract: 16Mb SDRAM MICRON
Contextual Info: MICRON I 1 6 MEG: x4, x8 SDRAM TOtWOLOGT, INC. M T 4 8 L C 4 M 4 A 1 /A 2 S - 2 M e g x 4 x 2 b a n k s M T 4 8 L C 2 M 8 A 1 /A 2 S - 1 M e g x 8 x 2 b a n k s SYNCHRONOUS DRAM FEATURES PIN A S S I G N M E N T Top View * PCI 00-com pliant, includes CONCURRENT AUTO

Contextual Info: HM5216326 Serie 16M LVTTL interface SGRAM 2-Mword x 32-bit 125 MHz/100 MHz/83 MHz HITACHI ADE-203-678B (Z) Preliminary, Rev. 0.3 Jan. 14,1998 Description All inputs and outputs signals refers to the rising edge of the clock input. The HM5216326 provides 2

Contextual Info: 3.3V CMOS 18-BIT IDT74ALVCHR162601 UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS AND BUS-HOLD FEATURES: - 0.5 MICRON CMOS Technology - Typical tsK o (Output Skew) < 250ps - ESD > 2000V per MIL-STD-883, Method 3015; - CM OS technology. ThetransceivercombinesD-type latches and D-type

Contextual Info: 3.3V CMOS 18-BIT IDT74ALVCHR162601 UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS AND BUS-HOLD FEATURES: CM OS technology. ThetransceivercombinesD-type latches and D-type flip-flops to allowdataflow in transparent, latched, and clocked modes. - 0.5 MICRON CMOS Technology

IC BA 9Z

Contextual Info: D A S H NO. REVISION S M ADC FAO M m code CnANCi« H E S T K IC T S D USAGE 2 9 * 7 2 . . £ ft /3 OCT 8 7 KH C U 2 9 ? t5' € ReST RICT m ZCWOVED AJ- 3 M A Y 88 C N A “ L N A I J U M 9 0 M t- o V - B L A C K .B A N D . ST A M P: 9 /5 3 4 , M 3 9 0 i z / o / - 0 s 0 4

Contextual Info: CY7C43626 CY7C43636/CY7C43646 CY7C43666/CY7C43686 . PRELIMINARY 2 5 6 / 5 1 2 / 1 K / 4 K / 1 6 K x 3 6 / x 1 8 x 2 T ri B u s F I F O Features F ully as yn c h ro n o u s and sim u lta n e o u s read and w rite o p e ratio n p erm itted • H ig h -s p e ed , low -pow er, first-in firs t-o u t F IF O m e m o ­

Contextual Info: CY7C43643V CY7C43663V/CY7C43683V PRELIMINARY CYPR] 3.3V 1K/4K/16K x36 Unidirectional Synchronous FIFO w / Bus Matching Features F ully a s yn ch ro n o u s and sim u ltan eo u s read and w rite o p e ratio n p erm itted H ig h -s p e ed , low -pow er, U n id ire ctio n al, first-in first-o u t

RJH6674

Abstract: CA3725 Harris RJH6675 2N6674 2N6675 RJh*6674 27e transistor l0319 2N667S RJH6675
Contextual Info: T Power Transistors SEMICOND SECTOR - IB File Number 1164 4302271 002DGS4 7 « H A S 2N6674, 2N6675, RJH6674, RJH6675 HARRIS - * 3 27E 10-A SwitchRlaX Power Transistors TERMINAL DESIGNATIONS High-Voltage N-P-N Types for Off-Line Power Supplies and Other High-Voltage

IC 74ls245 latch

Abstract: IC CD 7447 pin configuration IC 7447 logic ic ttl 7447 IC 7447 PIN CONNECTION DIAGRAM ttl ic 7448 7447 3 TO 8 DECODER IC 7447 ic diagram IC 7447 16 PIN CONNECTION DIAGRAM 7 segment common anode decoder 74ls47
Contextual Info: cn £ Item Quad 2-Input Quad 2-Input Dual 4-Input Single 8-Input Function MULTIPLEXERS cn It m co $ CD 3 ° ? o r- □ * 2 •o o I ? -ll a 74 2 in Q> D 0 -5 S CD? 3 CO ^ (Û a Im a O c 09 Q. O c 03 CL a Tl D 3] m c/> 1 -6 "5 Tl O "Tl T\ ■0 T3 Function

BUW41

Abstract: BUW41B buw41a
Contextual Info: BUW41, BUW41A, BUW41B File Number 1275 5-A S w itchM aX Power Transistors TERMINAL DESIGNATIONS H igh-Voltage N -P -N Types for O ff-Line Pow er Supplies and O ther H igh-Voltage Sw itching Applications Features: • High-temperature parameters guaranteed

Contextual Info: B]RSZ ; oEZSOaS YSS^ bVSaS W\ab`cQbW]\a O\R `SdWSe bVS[ PST]`S caW\U bVWa c\Wb| oEZSOaS ]PaS`dS bVS QOcbW]\a bVOb T]ZZ]e4 E`]RcQb [Og PS RO[OUSRz ]` W\Xc`g [Og `SacZb WT W\ab`cQbW]\a O`S \]b T]ZZ]eSR| oHVS T]ZZ]eW\U Wa O\ Sf^ZO\ObW]\ ]T bVS ag[P]Za caSR W\ bVS ]^S`ObW]\ [O\cOZ|