I2S SERIAL BUS PROTOCOL Search Results
I2S SERIAL BUS PROTOCOL Result Highlights (5)
| Part | ECAD Model | Manufacturer | Description | Download | Buy |
|---|---|---|---|---|---|
| D8274 |
|
8274 - Multi-Protocol Serial Controller (MPSC) |
|
||
| LD8274 |
|
LD8274 - Multi Protocol Controller, 2 Channel(s), 0.107421875MBps, HMOS, CDIP40 |
|
||
| MD82510/B |
|
82510 - Serial I/O Controller, CMOS, CDIP28 |
|
||
| MR82510/B |
|
82510 - Serial I/O Controller, CMOS |
|
||
| MD8251A |
|
8251A - Serial I/O Controller, 2 Channel(s), 0.078125MBps, HMOS, CDIP28 |
|
I2S SERIAL BUS PROTOCOL Datasheets Context Search
| Catalog Datasheet | Type | Document Tags | |
|---|---|---|---|
5989-3702EN
Abstract: Training TV repair N5423A
|
Original |
tediou21) 5990-4198EN 5989-3702EN Training TV repair N5423A | |
vhdl code for parallel to serial converter
Abstract: vhdl code for digital clock output on CPLD vhdl code for parallel to serial shift register 74LV138 74LVC163 AT24C512 ATF1508ASV ATF1508ASVL vhdl code for serial analog to digital converter VHDL code for dac
|
Original |
AT91x40 ATF1508ASVL AT91x40 ATF1508ASV vhdl code for parallel to serial converter vhdl code for digital clock output on CPLD vhdl code for parallel to serial shift register 74LV138 74LVC163 AT24C512 vhdl code for serial analog to digital converter VHDL code for dac | |
PJ 0399
Abstract: DS90UH926Q
|
Original |
DS90UH926Q DS90UH926Q 24-bit SNLS337E DS90UH925Q PJ 0399 | |
DS90UH302Q
Abstract: DS90UH302 DS90UH301 DS90UH301Q DS90UH302QSQX DS90UH LVDS 35-bit SSC DS90UH30 i2c equalizer texas PJ 0399
|
Original |
DS90UH302Q 24-bit DS90UH302Q DS90UH301Q 500Mbps 60-pin SQA60B DS90UH302 DS90UH301 DS90UH302QSQX DS90UH LVDS 35-bit SSC DS90UH30 i2c equalizer texas PJ 0399 | |
circuit diagram of video camera
Abstract: FPD-link ISO-10605 air discharge verification
|
Original |
DS90UB926Q 24-bit DS90UB925Q DS90UB926Q SQA60B circuit diagram of video camera FPD-link ISO-10605 air discharge verification | |
4164 ram
Abstract: WHAT IS 485 PROTOCOL Aeroflex Colorado Springs "network interface controller" I2S serial bus protocol
|
Original |
30Mbps. 4164 ram WHAT IS 485 PROTOCOL Aeroflex Colorado Springs "network interface controller" I2S serial bus protocol | |
|
Contextual Info: DS90UB928Q-Q1 www.ti.com SNLS417A – MARCH 2013 – REVISED APRIL 2013 5MHz - 85MHz 24-bit Color FPD-Link III to FPD-Link Deserializer with Bidirectional Control Channel Check for Samples: DS90UB928Q-Q1 FEATURES 1 • • • • • • • • Bidirectional control channel interface with I2C |
Original |
DS90UB928Q-Q1 SNLS417A 85MHz 24-bit RGB888 | |
DS90UB928Q-Q1Contextual Info: DS90UB928Q-Q1 www.ti.com SNLS417A – MARCH 2013 – REVISED APRIL 2013 5MHz - 85MHz 24-bit Color FPD-Link III to FPD-Link Deserializer with Bidirectional Control Channel Check for Samples: DS90UB928Q-Q1 FEATURES 1 • • • • • • • • Bidirectional control channel interface with I2C |
Original |
DS90UB928Q-Q1 SNLS417A 85MHz 24-bit RGB888 DS90UB928Q-Q1 | |
|
Contextual Info: EP9302 Data Sheet FEATURES • • • • • Linux , Microsoft® Windows® CE enabled MMU 100 MHz System Bus MaverickCrunch Math Engine • Floating point, integer and signal processing instructions • Optimized for digital music compression and decompression algorithms |
Original |
EP9302 32-bit 128-bit 16-bit EP9302-CQ EP9302-CQZ EP9302-IQ EP9302-IQZ 208-pin | |
|
Contextual Info: DS90UH928Q-Q1 www.ti.com SNLS440A – MARCH 2013 – REVISED APRIL 2013 5MHz - 85MHz 24-bit Color FPD-Link III to FPD-Link Deserializer with HDCP Check for Samples: DS90UH928Q-Q1 FEATURES 1 • • • • • • • • • • Integrated HDCP cipher engine with on-chip |
Original |
DS90UH928Q-Q1 SNLS440A 85MHz 24-bit RGB888 | |
|
Contextual Info: DS90UH928Q-Q1 www.ti.com SNLS440A – MARCH 2013 – REVISED APRIL 2013 5MHz - 85MHz 24-bit Color FPD-Link III to FPD-Link Deserializer with HDCP Check for Samples: DS90UH928Q-Q1 FEATURES 1 • • • • • • • • • • Integrated HDCP cipher engine with on-chip |
Original |
DS90UH928Q-Q1 SNLS440A 85MHz 24-bit RGB888 | |
|
Contextual Info: EP9301 Data Sheet FEATURES • • • • • Entry Level ARM9 Systemon-Chip Processor 166 MHz ARM920T Processor • 16 Kbyte Instruction Cache • 16 Kbyte Data Cache Linux , Microsoft® Windows® CE enabled MMU 66 MHz System Bus MaverickKey IDs • 32-bit unique ID can be used for DRM compliance |
Original |
EP9301 ARM920T 32-bit 128-bit 16-bit EP9301-CQ EP9301-CQZ EP9301-IQ EP9301-IQZ | |
|
Contextual Info: DS90UB925Q www.ti.com SNLS407C – APRIL 2012 – REVISED APRIL 2013 DS90UB925Q 5 - 85 MHz 24-bit Color FPD-Link III Serializer with Bidirectional Control Channel Check for Samples: DS90UB925Q FEATURES DESCRIPTION • The DS90UB925Q serializer, in conjunction with the |
Original |
DS90UB925Q SNLS407C DS90UB925Q 24-bit DS90UB926Q RGB888 | |
DS90UH926QContextual Info: DS90UH925Q www.ti.com SNLS336H – OCTOBER 2010 – REVISED AUGUST 2012 DS90UH925Q 720p 24-bit Color FPD-Link III Serializer with HDCP Check for Samples: DS90UH925Q FEATURES 1 • 2 • • • • • • • Integrated HDCP cipher engine with on-chip key storage |
Original |
DS90UH925Q SNLS336H DS90UH925Q 24-bit RGB888 85MHz DS90UH926Q | |
|
|
|||
DS90UB928Q
Abstract: TLC 1298 AN2198 DS90Ub926Q DS90UB DS90UH DS90UB926 DS90UH926Q
|
Original |
DS90UB927Q 24-bit DS90UB927Q DS90UB928Q DS90UB926Q com/lit/ml/snla187/snla187 SQA40A TLC 1298 AN2198 DS90UB DS90UH DS90UB926 DS90UH926Q | |
sxp 1000 serial to parallel converter
Abstract: twrd MO-151 61A8 AC97 ARM920T EP9307
|
Original |
EP9307 ARM920T DS648PP1 sxp 1000 serial to parallel converter twrd MO-151 61A8 AC97 ARM920T | |
DS90UH926QContextual Info: Sample & Buy Product Folder Technical Documents Support & Community Tools & Software DS90UH925AQ-Q1 SNLS481 – JUNE 2014 DS90UH925AQ-Q1 720p 24-bit Color FPD-Link III Serializer with HDCP 1 Features 3 Description • The DS90UH925AQ serializer, in conjunction with the |
Original |
DS90UH925AQ-Q1 SNLS481 DS90UH925AQ-Q1 24-bit DS90UH925AQ DS90UH926Q | |
PJ 976 lv
Abstract: DS90UH926Q
|
OCR Scan |
DS90UH927Q 24-bit DS90UH927Q DS90UH928Q DS90UH926Q PJ 976 lv | |
SN11122
Abstract: SPDIF i2s RECEIVER selector 93C46 AC97 IEC60958 SN11220APF SS-00259 OF SPI protocol 0x0C45
|
Original |
SN11220APF SN11220APF 48KHz 32KHz, 10F-1 15F-2, SN11122 SPDIF i2s RECEIVER selector 93C46 AC97 IEC60958 SS-00259 OF SPI protocol 0x0C45 | |
wavetable synthesizer
Abstract: ess Maestro-2 T7525 codec 7525 usb i2s midi c2483o MAESTRO-2 AD27 AD30 MPU-401 PC97
|
Original |
64-voice PT-101 97-link MPU-401 SAM0032A wavetable synthesizer ess Maestro-2 T7525 codec 7525 usb i2s midi c2483o MAESTRO-2 AD27 AD30 MPU-401 PC97 | |
umt block diagram
Abstract: TDA8204B TDA8205 tda820
|
Original |
TDA8204B TDA8205 14-bit 32kHz 896kHz CK728 SDIP42 PMSDIP42 umt block diagram TDA8204B tda820 | |
AC97
Abstract: STA304A STA500 TQFP44
|
Original |
STA304A STA304AEND AC97 STA304A STA500 TQFP44 | |
STA50X
Abstract: AC97 STA304 STA500 TQFP44 CHN 025
|
Original |
STA304 TQFP44 STA50X AC97 STA304 STA500 TQFP44 CHN 025 | |
DDX-4100
Abstract: DDX-2060 subwoofer PREAMP circuit diagram Apogee 4100 SPDIF i2s RECEIVER subwoofer preamp diagram AC97 DDX2060 CRYSTAL 20 MHZ doc SPDIF i2s RECEIVER selector
|
Original |
DDX-4100 DDX-4100 DDX-2060 w/DDX-2060 subwoofer PREAMP circuit diagram Apogee 4100 SPDIF i2s RECEIVER subwoofer preamp diagram AC97 DDX2060 CRYSTAL 20 MHZ doc SPDIF i2s RECEIVER selector | |